6. Specifications & Additional Information
|
|
- Eleanor Richard
- 5 years ago
- Views:
Transcription
1 6. Specifications & Additional Information SIIGX Transceier Blocks Table 6 1 shows the transceier blocks for Stratix II GX and Stratix GX deices and compares their features. Table 6 1. Stratix II GX Features Versus Stratix GX Features (Part 1 of 2) CMU Blocks Features Stratix GX Stratix II GX Data rate 500 Mbps to Gbps 600 Mbps to Gbps Data path Single width Single or double width Natie protocol support Basic, XAUI, GIGE, SONET/SDH Basic, XAUI, GIGE, SONET/SDH (OC-12, OC-48, OC-96), PIPE, (OIF) CEI PHY Interface, CPRI, Serial RapidIO, SDI Transmitter PLL REFCLK Single transmitter PLL for entire transceier block One reference clock per transceier block Multiple transmitter PLLs Two reference clocks per transceier block 8B/10B Polarity inersion Transmitter buffer Low-power mode Tri-state Receier detect V OD and PE - Dynamic signals - Dynamic signals Receier buffer EQ - Dynamic signals - Dynamic signals Altera Corporation 6 1 October 2007
2 Transceier Blocks Table 6 1. Stratix II GX Features Versus Stratix GX Features (Part 2 of 2) Blocks Features Stratix GX Stratix II GX Synchronization SM GIGE and XAUI only Aailable in Basic single-width, PIPE, XAUI, and GIGE modes 32-bit pattern 20-bit pattern Word aligner 16-bit pattern 10-bit pattern 8-bit pattern 7-bit pattern Bit slip Rate matcher GIGE and XAUI only Aailable in Basic, PIPE, XAUI, and GIGE modes Byte ordering Serial - All modes except PCI Express (PIPE) mode Loopback Parallel - Only in Basic mode Reerse serial - no longer dynamic PIPE reerse parallel - PIPE mode only Post 8B/10B PRBS 7 - Only in Basic double-width mode PRBS 8 (1) PRBS 10 - Only in Basic double-width mode BIST Low frequency (2) High frequency (2) Mixed frequency (2) Incremental (2) - Only in parallel loopback mode Notes to Table 6 1: (1) Non-8B/10B. (2) With 8B/10B encoding. 6 2 Altera Corporation Stratix II GX Deice Handbook, Volume 2 October 2007
3 Specifications & Additional Information 8B/10B Code This section proides information about the data and control codes for Stratix II GX deices. Code Notation The 8B/10B data and control codes are referred to as Dx.y and Kx.y, respectiely. The 8-bit byte (H G F E D C B A, where H is the MSB and A is the LSB) is broken up into two groups, x and y, where x is the fie lower bits (E D C B A) and y is the upper three bits (H G F). Figure 6 1 shows the designation for 3C hex. Figure 6 1. Sample Notation for 3C hex y = 1 x = 28 D28.1 = (3C hex) H G F E D C B A There are 256 Dx.y and 12 Kx.y alid 8-bit codes. These codes hae two 10-bit equialent codes associated with each 8-bit code. The 10-bit codes hae either a neutral disparity or a non-neutral disparity. With neutral disparity, two neutral disparity 10-bit codes are associated with an 8-bit code. With non-neutral disparity 10-bit code, a positie and a negatie disparity code are associated with the 8-bit code. The positie disparity 10-bit code is associated in the RD- column. The negatie disparity 10-bit code is associated in the RD+ column. Disparity Calculation The running disparity is calculated based on the sub-blocks of the 10-bit code. The 10-bit code is diided into two sub blocks, a 6-bit sub-block (abcdei) and a 4-bit sub-block (fghj), as shown in Figure 6 2. Figure Bit Grouping of 6-bit and 4-Bit Sub-Blocks 10-Bit Code D28.1 = (3C hex) j h g f i e d c b a 0 4-Bit Block 6-Bit Block Altera Corporation 6 3 October 2007 Stratix II GX Deice Handbook, Volume 2
4 8B/10B Code The running disparity at the beginning of the 6-bit sub-block is running disparity at the end of the preious 10-bit code. The running disparity of the 4-bit sub-block is the running disparity of the end of the 6-bit sub-block. The running disparity of the end of the 4-bit sub-block is the running disparity of the 10-bit code (refer to Figure 6 3). Figure 6 3. Running Disparity Between Sub-Blocks 10-Bit Code D28.1 = (3C hex) j h g f i e d c b a 0 4-Bit Block 6-Bit Block The running disparity calculation rules are as follows: The current running disparity at the end of a sub-block is positie if any of the following is true: The sub-block contains more ones than zeros The 6-bit sub-block is 6'b The 4-bit sub-block is 4'b0011 The current running disparity at the end of a sub-block is negatie if any of the following is true: The sub-block contains more zeros than ones The 6-bit sub-block is 6'b The 4-bit sub-block is 4'b1100 If those conditions are not met, the running disparity at the end of the sub-block is the same as at the beginning of the sub-block. Supported Codes The 8B/10B scheme defines the 12 control codes listed in Table 6 2 for synchronization, alignment, and general application purposes. Table 6 2. Supported K Codes (Part 1 of 2) K Code Octal Value 8-Bit Code HGF_EDCBA 10-Bit Code RDabcdei_fghj 10-Bit Code RD+ abcdei_fghj K28.0 1C 8 b000_ b001111_ b110000_1011 K28.1 3C 8 b001_ b001111_ b110000_0110 K28.2 5C 8 b010_ b001111_ b110000_ Altera Corporation Stratix II GX Deice Handbook, Volume 2 October 2007
5 Specifications & Additional Information Table 6 2. Supported K Codes (Part 2 of 2) K Code K28.3 7C 8 b011_ b001111_ b110000_1100 K28.4 9C 8 b100_ b001111_ b110000_1101 K28.5 (1) BC 8 b101_ b001111_ b110000_0101 K28.6 DC 8 b110_ b001111_ b110000_1001 K28.7 FC 8 b111_ b001111_ b110000_0111 K23.7 F7 8 b111_ b111010_ b000101_0111 K27.7 FB 8 b111_ b110110_ b001001_0111 K29.7 FD 8 b111_ b101110_ b010001_0111 K30.7 FE 8 b111_ b011110_ b100001_0111 Note to Table 6 2: Octal Value 8-Bit Code HGF_EDCBA (1) K28.5 is a comma code used for word alignment and indicates an IDLE state. 10-Bit Code RDabcdei_fghj 10-Bit Code RD+ abcdei_fghj Table 6 3 shows the alid data code-groups. Table 6 3. Valid Data Code-Groups (Part 1 of 9) D D D D D D D D D D D10.0 0A D11.0 0B D12.0 0C D13.0 0D D14.0 0E D15.0 0F Altera Corporation 6 5 October 2007 Stratix II GX Deice Handbook, Volume 2
6 8B/10B Code Table 6 3. Valid Data Code-Groups (Part 2 of 9) D D D D D D D D D D D26.0 1A D27.0 1B D28.0 1C D29.0 1D D30.0 1E D31.0 1F D D D D D D D D D D D10.1 2A D11.1 2B D12.1 2C D13.1 2D D14.1 2E D15.1 2F D Altera Corporation Stratix II GX Deice Handbook, Volume 2 October 2007
7 Specifications & Additional Information Table 6 3. Valid Data Code-Groups (Part 3 of 9) D D D D D D D D D D26.1 3A D27.1 3B D28.1 3C D29.1 3D D30.1 3E D31.1 3F D D D D D D D D D D D10.2 4A D11.2 4B D12.2 4C D13.2 4D D14.2 4E D15.2 4F D D Altera Corporation 6 7 October 2007 Stratix II GX Deice Handbook, Volume 2
8 8B/10B Code Table 6 3. Valid Data Code-Groups (Part 4 of 9) D D D D D D D D D26.2 5A D27.2 5B D28.2 5C D29.2 5D D30.2 5E D31.2 5F D D D D D D D D D D D10.3 6A D11.3 6B D12.3 6C D13.3 6D D14.3 6E D15.3 6F D D D Altera Corporation Stratix II GX Deice Handbook, Volume 2 October 2007
9 Specifications & Additional Information Table 6 3. Valid Data Code-Groups (Part 5 of 9) D D D D D D D D26.3 7A D27.3 7B D28.3 7C D29.3 7D D30.3 7E D31.3 7F D D D D D D D D D D D10.4 8A D11.4 8B D12.4 8C D13.4 8D D14.4 8E D15.4 8F D D D D Altera Corporation 6 9 October 2007 Stratix II GX Deice Handbook, Volume 2
10 8B/10B Code Table 6 3. Valid Data Code-Groups (Part 6 of 9) D D D D D D D26.4 9A D27.4 9B D28.4 9C D29.4 9D D30.4 9E D31.4 9F D0.5 A D1.5 A D2.5 A D3.5 A D4.5 A D5.5 A D6.5 A D7.5 A D8.5 A D9.5 A D10.5 AA D11.5 AB D12.5 AC D13.5 AD D14.5 AE D15.5 AF D16.5 B D17.5 B D18.5 B D19.5 B D20.5 B Altera Corporation Stratix II GX Deice Handbook, Volume 2 October 2007
11 Specifications & Additional Information Table 6 3. Valid Data Code-Groups (Part 7 of 9) D21.5 B D22.5 B D23.5 B D24.5 B D25.5 B D26.5 BA D27.5 BB D28.5 BC D29.5 BD D30.5 BE D31.5 BF D0.6 C D1.6 C D2.6 C D3.6 C D4.6 C D5.6 C D6.6 C D7.6 C D8.6 C D9.6 C D10.6 CA D11.6 CB D12.6 CC D13.6 CD D14.6 CE D15.6 CF D16.6 D D17.6 D D18.6 D D19.6 D D20.6 D D21.6 D Altera Corporation 6 11 October 2007 Stratix II GX Deice Handbook, Volume 2
12 8B/10B Code Table 6 3. Valid Data Code-Groups (Part 8 of 9) D22.6 D D23.6 D D24.6 D D25.6 D D26.6 DA D27.6 DB D28.6 DC D29.6 DD D30.6 DE D31.6 DF D0.7 E D1.7 E D2.7 E D3.7 E D4.7 E D5.7 E D6.7 E D7.7 E D8.7 E D9.7 E D10.7 EA D11.7 EB D12.7 EC D13.7 ED D14.7 EE D15.7 EF D16.7 F D17.7 F D18.7 F D19.7 F D20.7 F D21.7 F D22.7 F Altera Corporation Stratix II GX Deice Handbook, Volume 2 October 2007
13 Specifications & Additional Information Table 6 3. Valid Data Code-Groups (Part 9 of 9) D23.7 F D24.7 F D25.7 F D26.7 FA D27.7 FB D28.7 FC D29.7 FD D30.7 FE D31.7 FF Document Reision History Table 6 4 shows the reision history for this chapter. Table 6 4. Document Reision History Date and Document Version Changes Made Summary of Changes October No change February February 2006, 2.1 December 2005, 2.0 October Updated Table 6 1. Formerly chapter 5. The chapter number changed due to the addition of the Stratix II GX Dynamic Reconfiguration chapter. No content change. Remoed the Stratix II GX Feature Versus Protocol Mode Matrix table. Added the Document Reision History section to this chapter. Updated Table 6 1. Changed to chapter 5. Updated Tables 5 1 and 5 2. Remoed Appendix from chapter title. Updated Tables 5 1 and 5 2. Added chapter to the Stratix II GX Deice Handbook. Altera Corporation 6 13 October 2007 Stratix II GX Deice Handbook, Volume 2
14 Document Reision History 6 14 Altera Corporation Stratix II GX Deice Handbook, Volume 2 October 2007
4. Specifications and Additional Information
4. Specifications and Additional Information AGX52004-1.0 8B/10B Code This section provides information about the data and control codes for Arria GX devices. Code Notation The 8B/10B data and control
More informationCIS-331 Fall 2013 Exam 1 Name: Total of 120 Points Version 1
Version 1 1. (24 Points) Show the routing tables for routers A, B, C, and D. Make sure you account for traffic to the Internet. NOTE: Router E should only be used for Internet traffic. Router A Router
More informationCIS-331 Fall 2014 Exam 1 Name: Total of 109 Points Version 1
Version 1 1. (24 Points) Show the routing tables for routers A, B, C, and D. Make sure you account for traffic to the Internet. Router A Router B Router C Router D Network Next Hop Next Hop Next Hop Next
More informationCIS-331 Spring 2016 Exam 1 Name: Total of 109 Points Version 1
Version 1 Instructions Write your name on the exam paper. Write your name and version number on the top of the yellow paper. Answer Question 1 on the exam paper. Answer Questions 2-4 on the yellow paper.
More informationCIS-331 Exam 2 Fall 2015 Total of 105 Points Version 1
Version 1 1. (20 Points) Given the class A network address 117.0.0.0 will be divided into multiple subnets. a. (5 Points) How many bits will be necessary to address 4,000 subnets? b. (5 Points) What is
More informationCIS-331 Exam 2 Fall 2014 Total of 105 Points. Version 1
Version 1 1. (20 Points) Given the class A network address 119.0.0.0 will be divided into a maximum of 15,900 subnets. a. (5 Points) How many bits will be necessary to address the 15,900 subnets? b. (5
More informationCIS-331 Exam 2 Spring 2016 Total of 110 Points Version 1
Version 1 1. (20 Points) Given the class A network address 121.0.0.0 will be divided into multiple subnets. a. (5 Points) How many bits will be necessary to address 8,100 subnets? b. (5 Points) What is
More informationCIS-331 Final Exam Spring 2015 Total of 115 Points. Version 1
Version 1 1. (25 Points) Given that a frame is formatted as follows: And given that a datagram is formatted as follows: And given that a TCP segment is formatted as follows: Assuming no options are present
More informationCIS-331 Final Exam Spring 2018 Total of 120 Points. Version 1
Version 1 Instructions 1. Write your name and version number on the top of the yellow paper and the routing tables sheet. 2. Answer Question 2 on the routing tables sheet. 3. Answer Questions 1, 3, 4,
More informationC1098 JPEG Module User Manual
C1098 JPEG Module User Manual General Description C1098 is VGA camera module performs as a JPEG compressed still camera that can be attached to a wireless or PDA host. Users can send out a snapshot command
More informationThe cache is 4-way set associative, with 4-byte blocks, and 16 total lines
Sample Problem 1 Assume the following memory setup: Virtual addresses are 20 bits wide Physical addresses are 15 bits wide The page size if 1KB (2 10 bytes) The TLB is 2-way set associative, with 8 total
More informationGateway Ascii Command Protocol
Gateway Ascii Command Protocol Table Of Contents Introduction....2 Ascii Commands.....3 Messages Received From The Gateway....3 Button Down Message.....3 Button Up Message....3 Button Maintain Message....4
More informationECHO Process Instrumentation, Inc. Modbus RS485 Module. Operating Instructions. Version 1.0 June 2010
ECHO Process Instrumentation, Inc. Modbus RS485 Module Operating Instructions Version 1.0 June 2010 ECHO Process Instrumentation, Inc. PO Box 800 Shalimar, FL 32579 PH: 850-609-1300 FX: 850-651-4777 EM:
More informationJuly Registration of a Cyrillic Character Set. Status of this Memo
Network Working Group Request for Comments: 1489 A. Chernov RELCOM Development Team July 1993 Status of this Memo Registration of a Cyrillic Character Set This memo provides information for the Internet
More informationZN-DN312XE-M Quick User Guide
ZN-DN312XE-M Quick User Guide This manual provides instructions for quick installation and basic configuration of your IP device. Step1. Connect cables to IP device Connect required cables to the device
More informationAPPLESHARE PC UPDATE INTERNATIONAL SUPPORT IN APPLESHARE PC
APPLESHARE PC UPDATE INTERNATIONAL SUPPORT IN APPLESHARE PC This update to the AppleShare PC User's Guide discusses AppleShare PC support for the use of international character sets, paper sizes, and date
More informationTriple DES and AES 192/256 Implementation Notes
Triple DES and AES 192/256 Implementation Notes Sample Password-to-Key and KeyChange results of Triple DES and AES 192/256 implementation For InterWorking Labs customers who require detailed information
More informationCDR File Information. Comments Direct PCM
IMPORTANT NOTICE: Robert Bosch LLC and the manufacturers whose vehicles are accessible using the CDR System urge end users to use the latest production release of the Crash Data Retrieval system software
More information6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )
6. Combinational Circuits George Boole (85 864) Claude Shannon (96 2) Signals and Wires Digital signals Binary (or logical ) values: or, on or off, high or low voltage Wires. Propagate digital signals
More informationDBK24. Isolated Digital Output Chassis. Overview
DBK24 Isolated Digital Output Chassis Overview 1 Power Requirements 2 Hardware Setup 2 Card Connection 2 Card Configuration 3 DaqBook and DaqBoard Connection 4 DaqBoard/2000 Series Board Connection 5 DaqBook
More informationDigital Lighting Systems, Inc.
Digital Lighting Systems, Inc. Four Channel Dry Contacts Relays Switch Pack DMX512 compatible USER'S MANUAL -UM User's Manual - Page 1 GENERAL DESCRIPTION The is a 4-channel DMX-512 compatible electro-mechanical
More informationOne subset of FEAL, called FEAL-NX, is N round FEAL using a 128-bit key without key parity.
FEAL-NX SPECIFICATIONS 1 Introduction 1.1 Outline of the FEAL-NX cipher FEAL, the Fast Data Encipherment Algorithm, is a 64-bit block cipher algorithm that enciphers 64-bit plaintexts into 64-bit ciphertexts
More informationUNH-IOL MIPI Alliance Test Program
DSI Receiver Protocol Conformance Test Report UNH-IOL 121 Technology Drive, Suite 2 Durham, NH 03824 +1-603-862-0090 mipilab@iol.unh.edu +1-603-862-0701 Engineer Name engineer@company.com Panel Company
More informationCIS-331 Final Exam Spring 2016 Total of 120 Points. Version 1
Version 1 1. (25 Points) Given that a frame is formatted as follows: And given that a datagram is formatted as follows: And given that a TCP segment is formatted as follows: Assuming no options are present
More informationCMSC 313 Lecture 03 Multiple-byte data big-endian vs little-endian sign extension Multiplication and division Floating point formats Character Codes
Multiple-byte data CMSC 313 Lecture 03 big-endian vs little-endian sign extension Multiplication and division Floating point formats Character Codes UMBC, CMSC313, Richard Chang 4-5 Chapter
More informationRS 232 PINOUTS. 1. We use RJ12 for all of our RS232 interfaces (Link-2-Modbus & Link-2-PC- Serial/RS232). The diagram below shows our pin out.
RS 232 PINOUTS 1. We use RJ12 for all of our RS232 interfaces (Link-2-Modbus & Link-2-PC- Serial/RS232). The diagram below shows our pin out. 2. A DB9 Female to RJ12 Female Serial/Terminal Modular Adaptor
More information2. Arria GX Architecture
2. Arria GX Architecture AGX51002-2.0 Transceivers Arria GX devices incorporate up to 12 high-speed serial transceiver channels that build on the success of the Stratix II GX device family. Arria GX transceivers
More information6.1 Font Types. Font Types
6 Font This chapter explains basic features of GP-Pro EX's "Font" and basic ways of placing text with each font. Please start by reading "6.1 Font Types" (page 6-2) and then turn to the corresponding page.
More informationAcquirer JCB EMV Test Card Set
Acquirer JCB EMV Test Card Set July, 2017 Powered by Disclaimer Information provided in this document describes capabilities available at the time of developing this document and information available
More informationKNX TinySerial 810. Communication Protocol. WEINZIERL ENGINEERING GmbH
WEINZIERL ENGINEERING GmbH KNX TinySerial 810 Communication Protocol WEINZIERL ENGINEERING GmbH Bahnhofstr. 6 DE-84558 Tyrlaching GERMAY Tel. +49 8623 / 987 98-03 Fax +49 8623 / 987 98-09 E-Mail: info@weinzierl.de
More informationSection I. Stratix II GX Device Data Sheet
Section I. Stratix II GX Device Data Sheet This section provides designers with the data sheet specifications for Stratix II GX devices. They contain feature definitions of the transceivers, internal architecture,
More informationDigital Lighting Systems, Inc. CD400-DMX DMX512 Four Channel Dimmer and Switch module
, Inc. DMX512 Four Channel Dimmer and Switch module Input: 5 Amps @ 6-24 VDC Outputs: 5 Amps Maximum each, total 4 outputs 8 Amps Maximum. FRONT BACK USER'S MANUAL -UM User's Manual - Page 1 GENERAL DESCRIPTION
More informationFundamentals of Cryptography
Fundamentals of Cryptography Topics in Quantum-Safe Cryptography June 23, 2016 Part III Data Encryption Standard The Feistel network design m m 0 m 1 f k 1 1 m m 1 2 f k 2 2 DES uses a Feistel network
More informationFirst Data EMV Test Card Set. Version 2.00
First Data EMV Test Card Set.00 February, 2018 Disclaimer Information provided in this document describes capabilities available at the time of developing this document and information available from industry
More informationPCL ISO 8859/5 Latin/Cyrillic
Page 1 of 5 PCL Symbol Se t: 10N Unicode gly ph correspondence tables. Contact:help@redtitan.com http://pcl.to $20 U0020 Space -- -- -- -- $21 U0021 Ê Exclamation mark -- -- -- -- $22 U0022 Ë Quotation
More informationETSI TS V ( )
TS 135 233 V12.1.0 (2014-10) TECHNICAL SPECIFICATION Universal Mobile Telecommunications System (UMTS); LTE; Specification of the TUAK algorithm set: A second example algorithm set for the 3GPP authentication
More informationHash Constant C Determinants leading to collisionfree
Hash Constant C Determinants leading to collisionfree (Ernst Erich Schnoor) eschnoor@multi-matrix.de Addendum to article: Core of the CypherMatrix Method http://www.telecypher.net/corecyph.htm#z6 Object
More informationCIS-331 Final Exam Fall 2015 Total of 120 Points. Version 1
Version 1 1. (25 Points) Given that a frame is formatted as follows: And given that a datagram is formatted as follows: And given that a TCP segment is formatted as follows: Assuming no options are present
More informationFirst Data Dual Interface EMV Test Card Set. Version 1.20
First Data Dual Interface EMV Test Card Set August, 2016 Disclaimer Information provided in this document describes capabilities available at the time of developing this document and information available
More informationFirst Data EMV Test Card Set. Version 1.30
First Data EMV Test Card Set.30 January, 2018 Disclaimer Information provided in this document describes capabilities available at the time of developing this document and information available from industry
More informationTEST DVD-VIDEO/ DVD-ROM For Checking DVD Players, DVD Recorders and DVD Drives TDH-940
TEST DVD-VIDEO/ DVD-ROM For Checking DVD Players, DVD Recorders and DVD Drives TDH-940 Product Introduction. Purpose of use, Features TDH-940 is a Test Disc designed for confirmation of operation of DVD
More informationASCII Code - The extended ASCII table
ASCII Code - The extended ASCII table ASCII, stands for American Standard Code for Information Interchange. It's a 7-bit character code where every single bit represents a unique character. On this webpage
More informationSecret Key Systems (block encoding) Encrypting a small block of text (say 64 bits) General considerations for cipher design:
Secret Key Systems (block encoding) Encrypting a small block of text (say 64 bits) General considerations for cipher design: Secret Key Systems (block encoding) Encrypting a small block of text (say 64
More informationCMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 02, FALL 2012
CMSC 33 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 2, FALL 22 TOPICS TODAY Bits of Memory Data formats for negative numbers Modulo arithmetic & two s complement Floating point formats
More informationTechnical Specification. Third Party Control Protocol. AV Revolution
Technical Specification Third Party Control Protocol AV Revolution Document AM-TS-120308 Version 1.0 Page 1 of 31 DOCUMENT DETAILS Document Title: Technical Specification, Third Party Control Protocol,
More informationKRAMER ELECTRONICS LTD. USER MANUAL MODEL: VA-8xl 8-Channel Balanced Stereo Audio Amplifier. P/N: Rev 1
KRAMER ELECTRONICS LTD. USER MANUAL MODEL: VA-8xl 8-Channel Balanced Stereo Audio Amplifier P/N: 2900-300151 Rev 1 Contents 1 Introduction 1 2 Getting Started 2 2.1 Achieving the Best Performance 2 3
More informationENGI 8868/9877 Computer and Communications Security III. BLOCK CIPHERS. Symmetric Key Cryptography. insecure channel
(a) Introduction - recall symmetric key cipher: III. BLOCK CIPHERS k Symmetric Key Cryptography k x e k y yʹ d k xʹ insecure channel Symmetric Key Ciphers same key used for encryption and decryption two
More informationAcquirer JCB Dual Interface EMV Test Card Set
Acquirer JCB Dual Interface EMV Test Card Set.00 July, 2018 Powered by Disclaimer Information provided in this document describes capabilities available at the time of developing and delivering this document
More informationCSE Computer Architecture I Fall 2011 Homework 07 Memory Hierarchies Assigned: November 8, 2011, Due: November 22, 2011, Total Points: 100
CSE 30321 Computer Architecture I Fall 2011 Homework 07 Memory Hierarchies Assigned: November 8, 2011, Due: November 22, 2011, Total Points: 100 Problem 1: (30 points) Background: One possible organization
More informationOOstaExcel.ir. J. Abbasi Syooki. HTML Number. Device Control 1 (oft. XON) Device Control 3 (oft. Negative Acknowledgement
OOstaExcel.ir J. Abbasi Syooki HTML Name HTML Number دهدهی ا کتال هگزاد سیمال باینری نشانه )کاراکتر( توضیح Null char Start of Heading Start of Text End of Text End of Transmission Enquiry Acknowledgment
More informationFirst Data DCC Test Card Set. Version 1.30
First Data DCC Test Card Set.30 April, 2018 Disclaimer Information provided in this document describes capabilities available at the time of developing this document and information available from industry
More informationCS 537: Introduction to Operating Systems Fall 2015: Midterm Exam #1
CS 537: Introduction to Operating Systems Fall 2015: Midterm Exam #1 This exam is closed book, closed notes. All cell phones must be turned off. No calculators may be used. You have two hours to complete
More information2-Type Series Pressurized Closures
2-Type Series Pressurized Closures A complete pressure tight reenterable closure system for enclosing spliced connections of communications cables in a wide variety of applications. The 2-type Closure
More informationEnhanced Play Fair Cipher
P Enhanced Play Fair Cipher 1 1 Naveen KMP P, PDepartment of Information Technology, Velammal Engineering College, Chennai, Tamil Nadu, India. Abstract The theme of this research work is to design and
More informationEDR Report Information
EDR Report File Information Value VIN 5YJXCDE20HF041782 Retrieval Date 2017/06/30 02:16:00 (UTC) Retrieval User Comments Retrieval Program Information EDR Report Information Tesla EDR Reporting Service
More informationSystems/DBG Debugger Version 2.20
Systems/DBG Debugger Version 2.20 Copyright c 2018, Dignus, LLC Systems/DBG Debugger Version 2.20 i Copyright c 2018 Dignus LLC, 8378 Six Forks Road Suite 203, Raleigh NC, 27615. World rights reserved.
More informationStream Ciphers and Block Ciphers
Stream Ciphers and Block Ciphers Ruben Niederhagen September 18th, 2013 Introduction 2/22 Recall from last lecture: Public-key crypto: Pair of keys: public key for encryption, private key for decryption.
More informationDigital Lighting Systems, Inc.
, Inc. PD402-DMX Four Channel Dimmer and Switch Packs 4 x 2.5 Amps @ 6VDC to 24 VDC DMX52 compatible DMX52 4 x 2.5 Amps Dimmer Pack C UL US LISTED Digital Lighting Systems, Inc. USER'S MANUAL User's Manual
More informationProgramming Notes and Examples
LCD/USB Companion Chip Document Number: X37A-G-003-05 Copyright 2001, 2002 Epson Research and Development, Inc. All Rights Reserved. Information in this document is subject to change without notice. You
More information10. RS-232C communication
10. RS-232C communication PB9200(P5XMLA) Connecting the cable (1) Turn off the projector and the computer power supplies. (2) Connect the CONTROL port of the projector with a RS-232C port of the computer
More informationJason Manley. Internal presentation: Operation overview and drill-down October 2007
Jason Manley Internal presentation: Operation overview and drill-down October 2007 System overview Achievements to date ibob F Engine in detail BEE2 X Engine in detail Backend System in detail Future developments
More informationLP-WU9100B User's Manual (detailed) Operating Guide Technical
DLP Projector LP-WU9100B User's Manual (detailed) Operating Guide Technical Supported Signal Input Modes Signal Format PC Apple MAC SDTV EDTV Resolution H Freq. KHz Frame Rate Hz PCLK MHz 5 B N C VGA RGB
More informationPCL Greek-8 - Code Page 869
PCL Greek-8 - Code Page 869 Page 1 of 5 PCL Symbol Se t: 8G Unicode glyph correspondence tables. Contact:help@redtitan.com http://pcl.to $20 U0020 Space $90 U038A Ê Greek capita l letter iota with tonos
More informationCommunications guide. Line Distance Protection System * F1* GE Digital Energy. Title page
Title page GE Digital Energy D90 Plus Line Distance Protection System Communications guide D90 Plus firmware revision:.9x GE publication code: 60-9070-F (GEK-3469) GE Digital Energy 650 Markland Street
More informationDigital Lighting Systems, Inc. PD405-DMX. Four Channel Dimmer and Switch Packs. DMX512 compatible. PD405-DMX-24DC DMX512 4 x 5 Amps Dimmer Pack
Digital Lighting Systems, Inc. PD405DMX Four Channel Dimmer and Switch Packs DMX52 compatible PD405DMX24DC DMX52 4 x 5 Amps Dimmer Pack C UL US LISTED www.digitallighting.com Digital Lighting Systems,
More informationB: Modbus Map and Retrieving Logs
B: Modbus Map and Retrieving Logs B.: Introduction Communicator EXT User Manual B.: Modbus Register Map Sections B.3: Data Formats # B.4: Floating Point Values The formula to interpret a Floating Point
More informationTLS 1.2 Protocol Execution Transcript
Appendix C TLS 1.2 Protocol Execution Transcript In Section 2.3, we overviewed a relatively simple protocol execution transcript for SSL 3.0. In this appendix, we do something similar for TLS 1.2. Since
More informationHC900 Process Controller Communications User Guide
HC900 Process Controller Communications User Guide 51-52-25-111 Revision: 13 Honeywell Process Solutions Copyright, Notices, and Trademarks Printed in USA Copyright 2017 by Honeywell Revision 13 Warranty/Remedy
More informationScan Results - ( Essentials - Onsharp )
Scan Results - www.onsharp.com ( Essentials - Onsharp ) Overview Open Ports (18) Scan ID: 7675527 Target: www.onsharp.com Max Score: 2.6 Compliance: Passing PCI compliance, Expires undefined Profile: 15
More informationCSCI 454/554 Computer and Network Security. Topic 3.1 Secret Key Cryptography Algorithms
CSCI 454/554 Computer and Network Security Topic 3.1 Secret Key Cryptography Algorithms Outline Introductory Remarks Feistel Cipher DES AES 2 Introduction Secret Keys or Secret Algorithms? Security by
More informationHC900 Hybrid Controller Communications User Guide
HC900 Hybrid Controller Communications User Guide 51-52-25-111 Revision: 6 Industrial Measurement and Control Copyright, Notices, and Trademarks Printed in U.S.A. Copyright 2006 by Honeywell Revision 6
More information460 Presentation Audio Mixer
CONTROL PROTOCOL Revision 2.1 - For 460 version 1.08 Command Protocol 2000-2002 Symetrix, Inc. All rights reserved. Printed in the United States of America The information in this guide is subject to change
More informationID: Cookbook: browseurl.jbs Time: 19:37:50 Date: 11/05/2018 Version:
ID: 59176 Cookbook: browseurl.jbs Time: 19:37:50 Date: 11/05/2018 Version: 22.0.0 Table of Contents Table of Contents Analysis Report Overview General Information Detection Confidence Classification Analysis
More informationAIT 682: Network and Systems Security
AIT 682: Network and Systems Security Topic 3.1 Secret Key Cryptography Algorithms Instructor: Dr. Kun Sun Outline Introductory Remarks Feistel Cipher DES AES 2 Introduction Secret Keys or Secret Algorithms?
More informationHere is a C function that will print a selected block of bytes from such a memory block, using an array-based view of the necessary logic:
Pointer Manipulations Pointer Casts and Data Accesses Viewing Memory The contents of a block of memory may be viewed as a collection of hex nybbles indicating the contents of the byte in the memory region;
More informationSPAREPARTSCATALOG: CONNECTORS SPARE CONNECTORS KTM ART.-NR.: 3CM EN
SPAREPARTSCATALOG: CONNECTORS ART.-NR.: 3CM3208201EN CONTENT SPARE CONNECTORS AA-AN SPARE CONNECTORS AO-BC SPARE CONNECTORS BD-BQ SPARE CONNECTORS BR-CD 3 4 5 6 SPARE CONNECTORS CE-CR SPARE CONNECTORS
More informationPowerPrism16 Light Controllers Instruction Guide
Part No. ELD16 (light controller in enclosure) and Part No. BLD16 (light controller only) PowerPrism16 Light Controllers Instruction Guide Animated Lighting, L.C. 7304 West 130th Street, Suite 100 Overland
More informationCMOS TYPE CAMERA JC406M-W01
CMOS TYPE CAMERA JC406M-W01 Deqing Jiahe Electronic Technology Co., Ltd. TEL: +86-572-7812102 FAX: +86-572-8885779 sales@jiahe-electronic.com 1 Application The JC406M-W01 JPEG compression module performs
More informationCMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 02, SPRING 2013
CMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 02, SPRING 2013 TOPICS TODAY Bits of Memory Data formats for negative numbers Modulo arithmetic & two s complement Floating point
More informationVM7000A PAPERLESS RECORDER COMMUNICATION FUNCTION OPERATION MANUAL
VM7000A PAPERLESS RECORDER COMMUNICATION FUNCTION OPERATION MANUAL WXPVM70mnA0002E October, 2009(Rev.1) All Rights Reserved, Copyright 2009, Ohkura Electric Co.,Ltd. To use this equipment safely Thank
More informationDigital Projector X30N/X35N
Digital Projector X30N/X35N Operator's Guide TECHNICAL Warranty 3M warrants that when the 3M Product is used according to 3M s Intended Use Statement (www.3m.com/meetings), it will perform satisfactorily
More informationSPARE CONNECTORS KTM 2014
SPAREPARTSCATALOG: // ENGINE ART.-NR.: 3208201EN CONTENT CONNECTORS FOR WIRING HARNESS AA-AN CONNECTORS FOR WIRING HARNESS AO-BC CONNECTORS FOR WIRING HARNESS BD-BQ CONNECTORS FOR WIRING HARNESS BR-CD
More informationCSE Computer Architecture I Fall 2009 Homework 08 Pipelined Processors and Multi-core Programming Assigned: Due: Problem 1: (10 points)
CSE 30321 Computer Architecture I Fall 2009 Homework 08 Pipelined Processors and Multi-core Programming Assigned: November 17, 2009 Due: December 1, 2009 This assignment can be done in groups of 1, 2,
More informationX64. Operator's Guide TECHNICAL. Example of PC signal
X64 Operator's Guide TECHNICAL Example of PC signal Resolution (H x V) H. frequency (khz) V. frequency (Hz) Rating Signal mode 720 x 400 37.9 85.0 VESA TEXT 640 x 480 31.5 59.9 VESA VGA (60Hz) 640 x 480
More informationA Novel FPGA Implementation of AES-128 using Reduced Residue of Prime Numbers based S-Box
IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.9, September 2009 305 A Novel FPGA Implementation of AES-128 using Reduced Residue of Prime Numbers based S-Box Muhammad
More informationUSB-ASC232. ASCII RS-232 Controlled USB Keyboard and Mouse Cable. User Manual
USB-ASC232 ASCII RS-232 Controlled USB Keyboard and Mouse Cable User Manual Thank you for purchasing the model USB-ASC232 Cable HAGSTROM ELECTRONICS, INC. is pleased that you have selected this product
More informationVM7000A PAPERLESS RECORDER COMMUNICATION FUNCTION OPERATION MANUAL
VM7000A PAPERLESS RECORDER COMMUNICATION FUNCTION OPERATION MANUAL WXPVM70mnA0002E March, 2014(Rev.5) Copyright 2009-2014, Ohkura Electric Co.,Ltd. All Rights Reserved. To use this equipment safely Thank
More informationTutorial & Demo! image and audio transmission on wireless sensor networks!
Tutorial & Demo! image and audio transmission on wireless sensor networks! CARI 2014 tutorial - PART III! Gaston Berger University! October, 17 th, 2014! Saint-Louis, Senegal! Prof. Congduc Pham! http://www.univ-pau.fr/~cpham!
More informationCP-X253. User's Manual (detailed) Technical. Example of PC signal. Projector
Projector CP-X253 User's Manual (detailed) Technical Example of PC signal Resolution (H x V) H. frequency (khz) V. frequency (Hz) Rating Signal mode 720 x 400 37.9 85.0 VESA TEXT 640 x 480 31.5 59.9 VESA
More informationExample of PC signal. Projector CP-X2010/CP-X2510/CP-X3010 User's Manual (detailed) Operating Guide Technical
Projector CP-X2010/CP-X2510/CP-X3010 User's Manual (detailed) Operating Guide Technical Example of PC signal Resolution (H x V) H. frequency (khz) V. frequency (Hz) Rating Signal mode 720 x 400 37.9 85.0
More informationLibero. Integrated Design Environment (IDE) Frequently Asked Questions
Libero Integrated Design Environment (IDE) Frequently Asked Questions Last update July 26, 2006 Actel Software/Tools Marketing 1 Table of Contents 1. LIBERO IDE EDITIONS AND COMPONENTS... 3 1.1. WHAT ARE
More informationResearch Article A Student Information Management System Based on Fingerprint Identification and Data Security Transmission
Hindawi Electrical and Computer Engineering Volume 27, Article ID 9598581, 6 pages https://doi.org/10.1155/27/9598581 Research Article A Student Information Management System Based on Fingerprint Identification
More informationDigital Projector X30 Operator's Guide TECHNICAL
Digital Projector X30 Operator's Guide TECHNICAL Example of PC signal Resolution (H x V) H. frequency (khz) V. frequency (Hz) Rating Signal mode 720 x 400 37.9 85.0 VESA TEXT 640 x 480 31.5 59.9 VESA VGA
More informationDNP3 Communication User's manual
MV Network Management Fault tracking Monitoring and Control Merlin Gerin Easergy Range T200 P, T200 I DNP3 Communication User's manual Summary General...2 Functionnalities...2 Characteristics...2 Connection
More informationFieldServer Driver FS Heatcraft-Smart Controller II
Description FieldServer Driver FS-8700-100 Heatcraft-Smart Controller II The FieldServer Heatcraft Smart Controller II (HCSCII) driver has the following functionality: 1) Status monitoring of Heatcraft
More informationInterac USA Interoperability EMV Test Card Set
Interac USA Interoperability EMV Test Card Set.00 April, 2018 Powered by Disclaimer Information provided in this document describes capabilities available at the time of developing this document and information
More informationID: Cookbook: urldownload.jbs Time: 23:23:00 Date: 11/01/2018 Version:
ID: 42417 Cookbook: urldownload.jbs Time: 23:23:00 Date: 11/01/201 Version: 20.0.0 Table of Contents Table of Contents Analysis Report Overview General Information Detection Confidence Classification Signature
More informationInternational Journal of Informative & Futuristic Research ISSN:
Reviewed Paper Volume 3 Issue 3 November 2015 International Journal of Informative & Futuristic Research ISSN: 2347-1697 FPGA Implementation Of AES 128 Bit Algorithm For High Speed Altera Devices Paper
More informationLynX-10 Legacy Protocol Specification Version 1.01
LynX-10 Legacy Protocol Specification Version 1.01 Marrick Limited LynX-10 TM Legacy Protocol Specification Manual revision 1.01 Marrick Limited, Incorporated P.O. Box 950940 Lake Mary, FL 32795 (407)
More informationVT420 Video Terminal Programmer Reference Manual Update
VT420 Video Terminal Programmer Reference Manual Update EK VT42P UP. A01 Digital Equipment Corporation The information in this document is subject to change without notice and should not be construed as
More information