CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1
|
|
- Thomas Palmer
- 5 years ago
- Views:
Transcription
1 CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1 Data representation: (CHAPTER-3) 1. Discuss in brief about Data types, (8marks) see problems Number system, octal and hexadecimal numbers, decimal & alphanumeric representation. 2. Explain Complements & its types, (8 marks) see problems. r-1,r scomplements,subtraction of unsigned numbers. 3. Write a note on Fixed point representation, (16 marks) - see problems Integer representation, Arithmetic addition, arithmetic subtraction, overflow, decimal fixed point representation 4. Write a note on Floating-point representation, (8 marks) - see problems Mantissa exponent, fraction, normalization, byte format. 5. Explain binary codes and error detection codes. (8 marks) Gray code, other decimal codes and parity bit, parity generator, checker, odd function. Register transfer and micro operations: (CHAPTER-4) 1. Discuss in brief about Register transfer language, (4 marks) Micro operation, register transfer, language. 2. Discuss in brief about Register transfer, (8 marks) Registers, register transfer, control function. 3. Discuss the ways for constructing bus system- (16 marks) (98-102) Common bus, bus selection 4. Explain Bus and memory transfers, (16 marks) Common bus, bus selection, three state bus buffer,memory transfer. 5. Explain Three state bus buffer (8 marks)
2 Three state gate,high impedance,buffer,bus system. 6. Explain Arithmetic micro-operations, (16 marks) Add microoperation, binary adder,binary adder-subtractor,binary incrementer,arithmetic circuit. 7. Explain 4 bit binary adder. Binary adder, full adder, adder-subtractor,diagram. 8. Explain 4 bit adder-subtractor ( ), 4 bit adder-subtractor diagram. 9. Explain Binary incrementer( ),4 bit Binary incrementer diagram. 10. Explain 4 bit arithmetic circuit ( ),4 bit arithmetic circuit diagram. 11. Explain Logic micro-operations and its applications( ) (16 marks), list of logic micro operations, hardware implementation, some applications. 12. Explain Shift micro operations, (16 marks), hardware implementation, 4 bit combinational circuit shifter. 13. Explain Arithmetic logic shift unit. (8 marks), diagram Basic computer organization and design: (CHAPTER-5) 1. Explain Instruction codes ( ) Introduction, the basic computer, instructions, instruction format, addressing modes, processor registers. 2. Explain Computer registers ( ) 16 marks Introduction, Basic computer registers, common bus system and its diagram 3. Explain Computer instructions and its types- ( ) 8 marks Memory-reference instructions (op-code = 000 ~ 110), register-reference instructions (op-code = 111, i = 0), input-output instructions (op-code =111, i = 1), Basic computer instructions, instruction set completeness, control unit. 4. Explain Timing and control (8 marks), timing signals diagram.
3 5. Write note on Instruction cycle (16 marks) ( ) Fetch and decode & its diagram,determine the type of instruction, instruction cycle flowchart, register reference instructions,memory reference instructions,flowchart for memory reference instructions 6. Explain Memory reference instructions (16 marks) Memory reference instructions explanation, flowchart for memory reference instructions 7. Explain Input output and interrupt (16 marks), diagram, flowchart for interrupt cycle. 8. Explain Complete computer description 9. Explain the Design of basic computer (16marks) ( ) Hardware components of bc, control logic gates, address register; ar, ien: interrupt enable flag, control of common bus diagram, 10. Explain the Design of accumulator logic (8 marks), block diagram. UNIT-2 Micro programmed control: (CHAPTER-7) 1. Explain Control memory (8 marks) Introduction 2 types of control units Control word Control word Microinstruction Control Memory (Control Storage: CS) Control Address Register Sequencer 2. Explain Address sequencing (8 marks) Address sequence capability required in control memory are: Incrementing CAR
4 Unconditional-Conditional branching depending on status bits Mapping from bits of instruction to address in control memory Subroutine call-return facility Conditional Branching with diagram Instruction Mapping Mapping of instruction 3. Explain Micro-program example (16 marks) Microprogram Example Instruction format 4. Explain Microinstruction format (10 marks) ( ) Microinstruction Format Microinstruction Field F1-F2-F3 Condition Field CD Branch Field BR 5. Explain Symbolic microinstructions Address field ORG Fetch and decode 6. Explain Symbolic micro program. Example Table Execution of instructions 7. Explain Binary microprgram. Table 8. Explain the Design of control unit. (8 marks) ( )
5 Microprogram sequencer with diagram 9. Chapter exercise problem: 7.2, 7.1, 7.3, 7.11 Central processing unit: (CHAPTER-8) 1. Explain General register organization (8 marks) ( ) Bus system Control word Table Examples of microoperations 2. Explain Stack organization (16 marks) ( ) LIFO Stack pointer Register stack Memory stack Reverse polish notation Evaluation of arithmetic expressions 3. Explain Instruction formats (16 marks)- ( ) Register address Single accumulator organization General register organization Stack organization Three address instruction Two address instruction One address instruction Zero address instruction RISC instruction
6 4. Explain Addressing modes (16 marks) ( ) Program counter Mode field Mode types Numerical example 5. Explain Data transfer and manipulation (16 marks) ( ) Data transfer instruction Data manipulation instruction Program control instructions 6. Explain Program control (16 marks) ( ) Table Status bit conditions Conditional branch instructions Table Subroutine call and return Program interrupt Types of interrupts 7. Explain Types of interrupt (8 marks) ( ) External interrupt Internal interrupt Software interrupt 8. Explain Reduced instruction set computer. (RISC) (16 marks) ( ) CISC characteristics RISC characteristics Overlapped register windows Berkeley RISC I Table.
7 9. Compare the characteristics of RISC & CISC ( ) 8 marks 10. Explain Overlapped register windows ( ) 11. Explain Berkeley RISC I ( ) Berkeley instruction format Table UNIT-3 Computer arithmetic: (CHAPTER-10) 1. Explain Addition and subtraction, (16 marks) Addition and subtraction with signed magnitude data Hardware implementations Hardware algorithm Flowchart Addition and subtraction with signed -2 s complement magnitude data 2. Explain Multiplication algorithms, (16 marks) Example Hardware implementation for signed magnitude data Hardware algorithm Booth Multiplication algorithm with flowchart Array multiplier 3. Explain Booth Multiplication algorithms (16 marks) ( ) with flowchart. 4. Explain Division algorithms, (16 marks) Hardware implementation for signed magnitude data Divide overflow Hardware algorithm with flowchart
8 Other algorithms 5. Explain Floating-point arithmetic operations, (16 marks) Basic considerations Register configuration Addition and subtraction with flowchart Multiplication with flowchart Division 6. Explain Decimal arithmetic unit, (16 marks) Flowchart BCD adder Block diagram BCD subtraction 7. Explain Decimal arithmetic operations. (16 marks) Block diagram Addition and subtraction Multiplication with diagram, flowchart Division Floating point operations. Pipeline and vector processing: (CHAPTER-9) 1. Write note on Parallel processing, (16 marks) SISD SIMD MISD MIMD Applications 2. Explain Pipelining, (8 marks) with example General considerations 3. Explain Arithmetic pipeline, (16 marks)
9 s Four steps 4. Explain Instruction pipeline, (16 marks) Six steps Example Flowchart Data dependency Handling of branch instructions. 5. Explain RISC pipeline, (16 marks) with example Delay load Delayed branch 6. Explain Vector processing (16 marks) with example Applications Vector operations Matrix multiplications Memory interleaving Super scalar processors Super computers. 7. Explain Superscalar and super computer (8 marks) 8. Explain Array processors and its types. (16 marks) Attached array processor SIMD array processor
10 UNIT-4 Input-output organization: (CHAPTER-11) 1. Explain various Peripheral devices,(4 marks) Input Devices Keyboard Optical input devices-card Reader-Paper Tape Reader-Bar code reader-digitizer- Optical Mark Reader Magnetic Input Devices-Magnetic Stripe Reader Screen Input Devices-Touch Screen-Light Pen-Mouse Analog Input Devices Output Devices Card Puncher, Paper Tape Puncher CRT Printer (Impact, Ink Jet, Laser, Dot Matrix) Plotter Analog Voice 2. Explain Input-output interface, (16 marks) I/O Bus and Interface Modules I/O versus Memory Bus Isolated versus Memory-Mapped I/O & example 3. Explain Asynchronous data transfer, (16 marks) Synchronous and asynchronous operations Asynchronous data transfer Two asynchronous data transfer methods o strobe pulse & handshaking with block diagram Strobe methods Asynchronous serial transfer Asynchronous communication interface First-in-first-out(fifo) buffer 4. Write note on Handshaking ( )
11 with block diagram 5. Explain the Modes of transfer, (16 marks) Programmed I/O with flowchart Interrupt-initiated I/O Direct memory access (DMA) 6. Explain Programmed I/O ( ) Programmed I/O explanation with flowchart 7. Explain Priority interrupt, (16 marks) Parallel priority interrupt Interrupt priority encoder Interrupt cycle Interrupt service routine Initial and final operations 8. Explain Direct memory access, (16 marks) CPU bus signals for DMA transfer Block diagram of DMA controller DMA I/O OPERATION CYCLE STEALING DMA TRANSFER 9. Explain Input-output processor, (16 marks) IOP Command CPU -IOP Communication IBM 370 I/O Channel Intel 8089 IOP 10. Explain Serial communication (16 marks) Difference between I/O Processorand Data Communication Processor Modem Block transfer Error Check
12 3 Transmission System Data Link Data Link protocol Character-Oriented Protocol Data Transparency DLE Bit-Oriented Protocol Zero Insertion Control field format Control Fields UNIT-5 Memory organization: (CHAPTER-12) 1. Discuss in brief about Memory hierarchy Cache memory auxillary memory diagram multiprogramming. 2. Explain Main memory (16 marks) RAM ROM bootstrap loader computer startup RAM&ROM chips diagram memory address map table memory connection to CPU & diagram. 3. Write note on Auxiliary memory.
13 magnetic disks & diagram magnetic tape. 4. Write note on Associative memory (16 MARKS) CAM hardware organization block diagram match logic and diagram write operation. 5. Write note on Associative mapping. diagram with example 6. Explain Direct mapping diagram with example 7. Explain Set associative mapping diagram with example 8. Explain Cache memory (16 MARKS) Associative mapping Direct mapping Set associative mapping writing into cache cache initialization diagram with example 9. Explain Virtual memory (16 marks) Address Space (Logical) and Memory Space (Physical) Address Mapping Using Pages, Associative Memory Page Table Page Replacement: (page fault, FIFO, OPT (Optimal Replacement) algorithm, LRU algorithm)
14 10. Explain Page replacement example (hint : FIFO, LRU) ( ) Page fault FIFO OPT (Optimal Replacement) algorithm LRU algorithm. 11. Explain Memory management hardware (16 marks) Segment logical address Segmented-Page mapping diagram numerical example memory protection. 12. CHAPTER-12 EXRECISE PROBLEM NUMBER ,12.20,12.19,12.15
PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.
Set No. 1 IV B.Tech I Semester Supplementary Examinations, March - 2017 COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks:
More informationCourse Description: This course includes concepts of instruction set architecture,
Computer Architecture Course Title: Computer Architecture Full Marks: 60+ 20+20 Course No: CSC208 Pass Marks: 24+8+8 Nature of the Course: Theory + Lab Credit Hrs: 3 Course Description: This course includes
More informationSRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR
SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR 603203 DEPARTMENT OF COMPUTER SCIENCE & APPLICATIONS LESSON PLAN (207-208) Course / Branch : M.Sc CST Total Hours : 50 Subject Name : Computer Architecture
More informationINTELLIGENCE PLUS CHARACTER - THAT IS THE GOAL OF TRUE EDUCATION UNIT-I
UNIT-I 1. List and explain the functional units of a computer with a neat diagram 2. Explain the computer levels of programming languages 3. a) Explain about instruction formats b) Evaluate the arithmetic
More informationSYLLABUS. osmania university CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION CHAPTER - 2 : BASIC COMPUTER
Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION Difference between Computer Organization and Architecture, RTL Notation, Common Bus System using
More informationCOMPUTER ORGANIZATION AND ARCHITECTURE
Page 1 1. Which register store the address of next instruction to be executed? A) PC B) AC C) SP D) NONE 2. How many bits are required to address the 128 words of memory? A) 7 B) 8 C) 9 D) NONE 3. is the
More informationJNTUWORLD. 1. Discuss in detail inter processor arbitration logics and procedures with necessary diagrams? [15]
Code No: 09A50402 R09 Set No. 2 1. Discuss in detail inter processor arbitration logics and procedures with necessary diagrams? [15] 2. (a) Discuss asynchronous serial transfer concept? (b) Explain in
More informationINPUT-OUTPUT ORGANIZATION
1 INPUT-OUTPUT ORGANIZATION Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes of Transfer Priority Interrupt Direct Memory Access Input-Output Processor Serial Communication 2
More informationComputer Organisation CS303
Computer Organisation CS303 Module Period Assignments 1 Day 1 to Day 6 1. Write a program to evaluate the arithmetic statement: X=(A-B + C * (D * E-F))/G + H*K a. Using a general register computer with
More informationSIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I
SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : CO (16MC802) Year & Sem: I-MCA & I-Sem Course & Branch: MCA Regulation:
More informationChapter 7 : Input-Output Organization
Chapter 7 Input-Output organization 7.1 Peripheral devices In addition to the processor and a set of memory modules, the third key element of a computer system is a set of input-output subsystem referred
More informationInstruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU
Hardwired and Microprogrammed Control For each instruction, the control unit causes the CPU to execute a sequence of steps correctly. In reality, there must be control signals to assert lines on various
More informationCS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY
CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Sub. Code & Name: CS2253 Computer organization and architecture Year/Sem
More information2 MARKS Q&A 1 KNREDDY UNIT-I
2 MARKS Q&A 1 KNREDDY UNIT-I 1. What is bus; list the different types of buses with its function. A group of lines that serves as a connecting path for several devices is called a bus; TYPES: ADDRESS BUS,
More informationComputer Architecture and Organization: L10: I/O Organization
Computer Architecture and Organization: L10: I/O Organization By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com, hafez@research.iiit.ac.in 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU
More information1. Draw general diagram of computer showing different logical components (3)
Tutorial 1 1. Draw general diagram of computer showing different logical components (3) 2. List at least three input devices (1.5) 3. List any three output devices (1.5) 4. Fill the blank cells of the
More informationMaanavaN.Com CS1202 COMPUTER ARCHITECHTURE
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUB CODE / SUBJECT: CS1202/COMPUTER ARCHITECHTURE YEAR / SEM: II / III UNIT I BASIC STRUCTURE OF COMPUTER 1. What is meant by the stored program
More informationCOA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.
Q.1 Define MBR. MBR( Memory buffer register) A Memory Buffer Register (MBR) is the register in a computers processor that stores the data being transferred to and from the devices It allowing the processor
More informationComputer Architecture
Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two
More informationCOURSE DESCRIPTION. CS 232 Course Title Computer Organization. Course Coordinators
COURSE DESCRIPTION Dept., Number Semester hours CS 232 Course Title Computer Organization 4 Course Coordinators Badii, Joseph, Nemes 2004-2006 Catalog Description Comparative study of the organization
More informationClass Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2
Class Notes CS400 Part VI Dr.C.N.Zhang Department of Computer Science University of Regina Regina, SK, Canada, S4S 0A2 C. N. Zhang, CS400 83 VI. CENTRAL PROCESSING UNIT 1 Set 1.1 Addressing Modes and Formats
More information2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]
Code No: A109211202 R09 Set No. 2 1. (a) Explain the purpose of the following registers: i. IR ii. PC iii. MDR iv. MAR. (b) Explain with an example the steps in subtraction of two n-digit unsigned numbers.
More informationMICROPROGRAMMED CONTROL
MICROPROGRAMMED CONTROL Hardwired Control Unit: When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired. Micro programmed
More informationINPUT-OUTPUT ORGANIZATION
INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides
More informationProcessing Unit CS206T
Processing Unit CS206T Microprocessors The density of elements on processor chips continued to rise More and more elements were placed on each chip so that fewer and fewer chips were needed to construct
More informationComputer organization and architecture UNIT-I 2 MARKS
Computer organization and architecture UNIT-I 1. What are the functional units? 2. what is meant by input unit? 3. What is meant by memory unit? 4. What are the operations in ALU? 5. What is meant by output
More informationComputer Organization
Computer Organization It describes the function and design of the various units of digital computers that store and process information. It also deals with the units of computer that receive information
More information5 Computer Organization
5 Computer Organization 5.1 Foundations of Computer Science Cengage Learning Objectives After studying this chapter, the student should be able to: List the three subsystems of a computer. Describe the
More informationUNIT I BASIC STRUCTURE OF COMPUTERS Part A( 2Marks) 1. What is meant by the stored program concept? 2. What are the basic functional units of a
UNIT I BASIC STRUCTURE OF COMPUTERS Part A( 2Marks) 1. What is meant by the stored program concept? 2. What are the basic functional units of a computer? 3. What is the use of buffer register? 4. Define
More informationCS6303-COMPUTER ARCHITECTURE UNIT I OVERVIEW AND INSTRUCTIONS PART A
CS6303-COMPUTER ARCHITECTURE UNIT I OVERVIEW AND INSTRUCTIONS 1. Define Computer Architecture 2. Define Computer H/W 3. What are the functions of control unit? 4. 4.Define Interrupt 5. What are the uses
More information5 Computer Organization
5 Computer Organization 5.1 Foundations of Computer Science ã Cengage Learning Objectives After studying this chapter, the student should be able to: q List the three subsystems of a computer. q Describe
More informationComputer Architecture Programming the Basic Computer
4. The Execution of the EXCHANGE Instruction The EXCHANGE routine reads the operand from the effective address and places it in DR. The contents of DR and AC are interchanged in the third microinstruction.
More informationTYPICAL QUESTIONS & ANSWERS
TYPICAL QUESTIONS & ANSWERS PART-I Each Question carries 2 marks. OBJECTIVE TYPE QUESTIONS Choose the correct or best alternative in the following: Q.1 In Reverse Polish notation, expression A*B+C*D is
More informationADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS
ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS 1.Define Computer Architecture Computer Architecture Is Defined As The Functional Operation Of The Individual H/W Unit In A Computer System And The
More informationComputer Organization
A Text Book of Computer Organization and Architecture Prof. JATINDER SINGH Director, GGI, Dhaliwal Er. AMARDEEP SINGH M.Tech (IT) AP&HOD, Deptt.of CSE, SVIET, Banur Er. GURJEET SINGH M.Tech (CSE) Head,
More informationChapter 3 : Control Unit
3.1 Control Memory Chapter 3 Control Unit The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional
More informationThe von Neumann Architecture. IT 3123 Hardware and Software Concepts. The Instruction Cycle. Registers. LMC Executes a Store.
IT 3123 Hardware and Software Concepts February 11 and Memory II Copyright 2005 by Bob Brown The von Neumann Architecture 00 01 02 03 PC IR Control Unit Command Memory ALU 96 97 98 99 Notice: This session
More informationUNIT I DATA REPRESENTATION, MICRO-OPERATIONS, ORGANIZATION AND DESIGN
UNIT I DATA REPRESENTATION, MICRO-OPERATIONS, ORGANIZATION AND DESIGN Data representation: Data types, complements, fixed point representation, floating-point representation, other binary codes, error
More informationM. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60
M. Sc (CS) (II Semester) Examination, 2012-13 Subject: Computer System Architecture Paper Code: M.Sc-CS-203 Time: Three Hours] [Maximum Marks: 60 Note: Question Number 1 is compulsory. Answer any four
More informationSAE5C Computer Organization and Architecture. Unit : I - V
SAE5C Computer Organization and Architecture Unit : I - V UNIT-I Evolution of Pentium and Power PC Evolution of Computer Components functions Interconnection Bus Basics of PCI Memory:Characteristics,Hierarchy
More informationBlog - https://anilkumarprathipati.wordpress.com/
Control Memory 1. Introduction The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional
More informationcsitnepal Unit 3 Basic Computer Organization and Design
Unit 3 Basic Computer Organization and Design Introduction We introduce here a basic computer whose operation can be specified by the resister transfer statements. Internal organization of the computer
More informationComputer Organization
Objectives 5.1 Chapter 5 Computer Organization Source: Foundations of Computer Science Cengage Learning 5.2 After studying this chapter, students should be able to: List the three subsystems of a computer.
More informationQUESTION BANK UNIT-I. 4. With a neat diagram explain Von Neumann computer architecture
UNIT-I 1. Write the basic functional units of computer? (Nov/Dec 2014) 2. What is a bus? What are the different buses in a CPU? 3. Define multiprogramming? 4.List the basic functional units of a computer?
More informationUNIT-II. Part-2: CENTRAL PROCESSING UNIT
Page1 UNIT-II Part-2: CENTRAL PROCESSING UNIT Stack Organization Instruction Formats Addressing Modes Data Transfer And Manipulation Program Control Reduced Instruction Set Computer (RISC) Introduction:
More informationLatches. IT 3123 Hardware and Software Concepts. Registers. The Little Man has Registers. Data Registers. Program Counter
IT 3123 Hardware and Software Concepts Notice: This session is being recorded. CPU and Memory June 11 Copyright 2005 by Bob Brown Latches Can store one bit of data Can be ganged together to store more
More information1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals.
1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. A typical communication link between the processor and
More informationUNIT-IV COMPUTER ARITHMETIC
UNIT-IV COMPUTER ARITHMETIC Introduction: Data is manipulated by using the arithmetic instructions in digital computers. Data is manipulated to produce results necessary to give solution for the computation
More informationASSEMBLY LANGUAGE MACHINE ORGANIZATION
ASSEMBLY LANGUAGE MACHINE ORGANIZATION CHAPTER 3 1 Sub-topics The topic will cover: Microprocessor architecture CPU processing methods Pipelining Superscalar RISC Multiprocessing Instruction Cycle Instruction
More informationComputer Organization
Computer Organization KR Chowdhary Professor & Head Email: kr.chowdhary@gmail.com webpage: krchowdhary.com Department of Computer Science and Engineering MBM Engineering College, Jodhpur November 14, 2013
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More informationCHW 261: Logic Design
CHW 261: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed14 http://bu.edu.eg/staff/ahmedshalaby14# Slide 1 Slide 2 Slide 3 Digital Fundamentals CHAPTER
More informationINPUT-OUTPUT ORGANIZATION
INPUT-OUTPUT ORGANIZATION Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes of Transfer Priority Interrupt Direct Memory Access Input-Output Processor Serial Communication PERIPHERAL
More informationECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012
Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate
More informationECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two Solutions 26 February 2014
Problem 1 (4 parts, 21 points) Encoders and Pass Gates Part A (8 points) Suppose the circuit below has the following input priority: I 1 > I 3 > I 0 > I 2. Complete the truth table by filling in the input
More informationSYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET
1 SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET Intel 8086/8088 Architecture Segmented Memory, Minimum and Maximum Modes of Operation, Timing Diagram, Addressing Modes, Instruction Set,
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd Chapter 2 2009 Pearson Education, Upper 2008 Pearson Saddle River, Education NJ 07458. All Rights Reserved Decimal Numbers The position of each digit in a weighted
More informationQuestion Bank Microprocessor and Microcontroller
QUESTION BANK - 2 PART A 1. What is cycle stealing? (K1-CO3) During any given bus cycle, one of the system components connected to the system bus is given control of the bus. This component is said to
More informationDarshan Institute of Engineering & Technology for Diploma Studies Unit - 1
Darshan Institute of Engineering & Technology for Diploma Studies Unit - 1 1. Draw and explain 4 bit binary arithmetic or adder circuit diagram. A binary parallel adder is digital function that produces
More informationCOMPUTER ORGANIZATION AND ARCHITECTURE
COMPUTER ORGANIZATION AND ARCHITECTURE For COMPUTER SCIENCE COMPUTER ORGANIZATION. SYLLABUS AND ARCHITECTURE Machine instructions and addressing modes, ALU and data-path, CPU control design, Memory interface,
More information1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.
(1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic
More informationECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010
Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate
More informationBlog - https://anilkumarprathipati.wordpress.com/
Input-Output organization 1. Peripheral Devices The input-output subsystem of a computer, referred to as I/O, provides an efficient mode of communication between the central system and the outside environment.
More informationComputer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2.
BASIC ELEMENTS Simplified view: Processor Slide 1 Computer System Overview Operating Systems Slide 3 Main Memory referred to as real memory or primary memory volatile modules 2004/S2 secondary memory devices
More informationComputer System Overview
Computer System Overview Operating Systems 2005/S2 1 What are the objectives of an Operating System? 2 What are the objectives of an Operating System? convenience & abstraction the OS should facilitate
More informationChapter 2: Data Manipulation
Chapter 2: Data Manipulation Computer Science: An Overview Eleventh Edition by J. Glenn Brookshear Copyright 2012 Pearson Education, Inc. Chapter 2: Data Manipulation 2.1 Computer Architecture 2.2 Machine
More informationChapter 2: Data Manipulation
Chapter 2: Data Manipulation Computer Science: An Overview Eleventh Edition by J. Glenn Brookshear Copyright 2012 Pearson Education, Inc. Chapter 2: Data Manipulation 2.1 Computer Architecture 2.2 Machine
More informationUNIT - I: COMPUTER ARITHMETIC, REGISTER TRANSFER LANGUAGE & MICROOPERATIONS
UNIT - I: COMPUTER ARITHMETIC, REGISTER TRANSFER LANGUAGE & MICROOPERATIONS (09 periods) Computer Arithmetic: Data Representation, Fixed Point Representation, Floating Point Representation, Addition and
More informationComputer Architecture
http://www.bsccsit.com/ Computer Architecture CSC. 201 Third Semester Prepared By: Arjun Singh Saud Special thanks to Mr. Arjun Singh Saud for providing this valuable note! Chapter 1 Data representation
More informationWeek 1. Introduction to Microcomputers and Microprocessors, Computer Codes, Programming, and Operating Systems
Week 1 Introduction to Microcomputers and Microprocessors, Computer Codes, Programming, and Operating Systems 2 Introduction to Microcomputers/ Stored Program C 3 Stored Program Concept There are three
More informationReader's Guide Outline of the Book A Roadmap For Readers and Instructors Why Study Computer Organization and Architecture Internet and Web Resources
Reader's Guide Outline of the Book A Roadmap For Readers and Instructors Why Study Computer Organization and Architecture Internet and Web Resources Overview Introduction Organization and Architecture
More informationMicro-Operations. execution of a sequence of steps, i.e., cycles
Micro-Operations Instruction execution execution of a sequence of steps, i.e., cycles Fetch, Indirect, Execute & Interrupt cycles Cycle - a sequence of micro-operations Micro-operations data transfer between
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - Von Neumann Architecture 2 Two lessons Summary of the traditional computer architecture Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More informationECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two 26 February 2014
Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate
More informationChapter 2: Data Manipulation
Chapter 2 Data Manipulation Computer Science An Overview Tenth Edition by J. Glenn Brookshear Presentation files modified by Farn Wang Chapter 2 Data Manipulation 2.1 Computer Architecture 2.2 Machine
More informationIntroduction to Computers - Chapter 4
Introduction to Computers - Chapter 4 Since the invention of the transistor and the first digital computer of the 1940s, computers have been increasing in complexity and performance; however, their overall
More informationBlog -
. Instruction Codes Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc) Modern processor is a very complex device It contains Many
More informationACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory)
ACADEMIC YEAR PLANNING - F.Y.J.C. (2015-16) F.Y.J.C. COMPUTER SCIENCE (Theory) JULY Number Systems & Binary Arithmetic : Binary number, decimal, octal, hexadecimal numbers, BCD,conversion from one number
More informationMicroprocessors and Microcontrollers. Assignment 1:
Microprocessors and Microcontrollers Assignment 1: 1. List out the mass storage devices and their characteristics. 2. List the current workstations available in the market for graphics and business applications.
More informationHonorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore
COMPUTER ORGANIZATION AND ARCHITECTURE V. Rajaraman Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore T. Radhakrishnan Professor of Computer Science
More informationCOURSE FILE COMPUTER ORGANIZATION. IV B.Tech. - I Semester. Department of Computer Science and Engineering
COURSE FILE COMPUTER ORGANIZATION IV B.Tech. - I Semester Department of Computer Science and Engineering GAYATRI VIDYA PARISHAD COLLEGE OF ENGINEERING FOR WOMEN www.gvpcew.ac.in(approved by AICTE & Affiliated
More informationFig: Computer memory with Program, data, and Stack. Blog - NEC (Autonomous) 1
Central Processing Unit 1. Stack Organization A useful feature that is included in the CPU of most computers is a stack or last in, first out (LIFO) list. A stack is a storage device that stores information
More informationUPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan
UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess
More informationComputer Architecture: Part V. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University
Computer Architecture: Part V First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University Outline Addition and Subtraction Multiplication Algorithm Array Multiplier Peripheral
More informationComputer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM
i SYLLABUS UNIT - 1 CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance, Multiprocessors and Multicomputers, Historical
More informationb) Write basic performance equation.
1. a) What is use of buffers? Ans: The Buffer Register prevents the high speed processor from being locked to a slow I/O device during a sequence of data transfer or reduces speed mismatch between faster
More informationRISC Processors and Parallel Processing. Section and 3.3.6
RISC Processors and Parallel Processing Section 3.3.5 and 3.3.6 The Control Unit When a program is being executed it is actually the CPU receiving and executing a sequence of machine code instructions.
More informationAryan College. Computer Fundamental. Introduction to Computer System
Computer Fundamental Unit 1 Introduction to Computer System 1. List various characteristics of computer. (2017) 2. Give name of two super computers. (2017) 3. What do you mean by system software? (2017)
More informationI/O Management and Disk Scheduling. Chapter 11
I/O Management and Disk Scheduling Chapter 11 Categories of I/O Devices Human readable used to communicate with the user video display terminals keyboard mouse printer Categories of I/O Devices Machine
More informationMicroprocessor Theory
Microprocessor Theory and Applications with 68000/68020 and Pentium M. RAFIQUZZAMAN, Ph.D. Professor California State Polytechnic University Pomona, California and President Rafi Systems, Inc. WILEY A
More informationComputer Organization Question Bank
Id 1 Question Mass produced first working machine (50 copies) was invented by A C D Answer Wilhelm Schickhard laise Pascal Gottfried Liebniz Charles abbage Id 2 Question Father of Modern Computer A Wilhelm
More informationQUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS
FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY Senkottai Village, Madurai Sivagangai Main Road, Madurai -625 020 QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS UNIT 1 - THE 8085 AND 8086
More information4 Multiplexer. Y Fig Keyboard Scan Matrix
- 4 Multiplexer Microcontroller 3 Decoder X Y Fig. - Keyboard Scan Matrix 2 Prentice Hall, Inc. -2 Track Sector Head positioning Fig. -2 Hard Disk Format 2 Prentice Hall, Inc. -3 RGB electron guns R G
More informationPREPARED BY: S.SAKTHI, AP/IT
CHETTINAD COLLEGE OF ENGINEERING & TECHNOLOGY DEPARTMENT OF EIE CS6303 COMPUTER ARCHITECTURE (5 th semester)-regulation 2013 16 MARKS QUESTION BANK WITH ANSWER KEY UNIT I OVERVIEW & INSTRUCTIONS 1. Explain
More informationMicrocontrollers. Microcontroller
Microcontrollers Microcontroller A microprocessor on a single integrated circuit intended to operate as an embedded system. As well as a CPU, a microcontroller typically includes small amounts of RAM and
More informationInternal architecture of 8086
Case Study: Intel Processors Internal architecture of 8086 Slide 1 Case Study: Intel Processors FEATURES OF 8086 It is a 16-bit μp. 8086 has a 20 bit address bus can access up to 220 memory locations (1
More informationomputer Design Concept adao Nakamura
omputer Design Concept adao Nakamura akamura@archi.is.tohoku.ac.jp akamura@umunhum.stanford.edu 1 1 Pascal s Calculator Leibniz s Calculator Babbage s Calculator Von Neumann Computer Flynn s Classification
More informationDC57 COMPUTER ORGANIZATION JUNE 2013
Q2 (a) How do various factors like Hardware design, Instruction set, Compiler related to the performance of a computer? The most important measure of a computer is how quickly it can execute programs.
More informationChap 1. Digital Computers and Information
Chap 1. Digital Computers and Information Spring 004 Overview Digital Systems and Computer Systems Information Representation Number Systems [binary, octal and hexadecimal] Arithmetic Operations Base Conversion
More informationUNIT V MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS. 3.Give any two differences between microprocessor and micro controller.
UNIT V -8051 MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS 1. What is micro controller? Micro controller is a microprocessor with limited number of RAM, ROM, I/O ports and timer on a single chip
More information