Control unit. Input/output devices provide a means for us to make use of a computer system. Computer System. Computer.
|
|
- Mary Cox
- 6 years ago
- Views:
Transcription
1 Lecture 6: I/O and Control I/O operations Control unit Microprogramming Zebo Peng, IDA, LiTH 1 Input/Output Devices Input/output devices provide a means for us to make use of a computer system. Computer System Input device Computer Output device Secondary memory There are two major types of I/O devices: Interactive devices, e.g., a multi-touch screen (ipad). Indirect devices, e.g., a laser printer. Secondary memories can also be considered as I/O devices. Ex. a magnetic tape. Zebo Peng, IDA, LiTH 2 1
2 Characteristics of I/O I/O devices run at much lower speed than the CPU, due to physical limitations and low human speed. Therefore, special technical must be used to control them to avoid that the CPU has to wait for them all the time. Many I/O devices function as an interface between a computer system and other physical systems. Temperature sensor Such interface usually consists of A/D and D/A converters. A/D Computer System Computer D/A Heater switch Secondary memory Zebo Peng, IDA, LiTH 3 Typical I/O Data Rates Zebo Peng, IDA, LiTH 4 2
3 An I/O Module Responsible for the control of one or several devices, and the exchange of data between the devices and the main memory and/or CPU registers. CPU MM Zebo Peng, IDA, LiTH 5 Functions of an I/O Module Control and timing Data buffering CPU communication Device communication Error detection and correction CPU MM Zebo Peng, IDA, LiTH 6 3
4 Programmed I/O Control of I/O Devices (1) The operations are controlled by I/O instructions, for example, READ and WRITE. The instructions specify: the particular I/O operation to perform; and the given device by giving its address (its ID number). The CPU will wait for the I/O operation to finish before it executes the next instruction. Since the I/O devices are very slow, the CPU has to wait all the time instead of doing useful work. It is a very simple but not efficient method. can be used in an embedded system. Zebo Peng, IDA, LiTH 7 Programmed I/O Example Execution flow of a WRITE instruction, for example WRITE Hello, O1: Start Select I/O device The CPU does polling, or busy waiting. The I/O device sets appropriate bits in the I/O status register. no Send data to the device interface Check device status Ready? yes Next instruction Zebo Peng, IDA, LiTH 8 4
5 Control of I/O Devices (2) Interrupt-driven I/O After the CPU sends an initialization signal to an I/O device, it continues with the execution of programs. When the I/O device is ready, or wants to get the attention of the CPU, it sends an interrupt signal to the CPU. When the CPU receives an interrupt signal, it will first finish the execution of the current instruction and then execute the interrupt service routine (ISR). This mechanism is used to free the CPU from having to check periodically (polling) the I/O devices to see it they are in need of any attention. Zebo Peng, IDA, LiTH 9 Interrupt Service Routine (ISR) Save all status information which is needed to resume execution of the current sequence of instructions. Put the saved PC value in a safe place! Deal with the interrupt, for example, by reading data from the input device. Restore the saved status information and then resume execution of the interrupted program. interrupt routine current sequence original sequence resumed interrupt Zebo Peng, IDA, LiTH 10 5
6 Instruction Cycle w. Interrupts Start Fetch next instruction Fetch cycle Stop Interrupts disabled Execute instruction Interrupts enabled Execute cycle HW: Save the current PC value & set PC as the 1 st address of ISR Check for interrupt Interrupt cycle Zebo Peng, IDA, LiTH 11 Multiple Interrupts A new interrupt may occur while the current interrupt is being processed (execution of the ISR instructions). Disabled interrupt approach: CPU ignores new interrupt signals while processing an interrupt. Priority-based approach: An interrupt of higher priority will interrupt the processing of a lower-priority interrupt. interrupt routine current sequence interrupt original sequence resumed Zebo Peng, IDA, LiTH 12 6
7 Multiple Interrupts A new interrupt may occur while the current interrupt is being processed (execution of the ISR instructions). Disabled interrupt approach: CPU ignores new interrupt signals while processing an interrupt. Priority-based approach: An interrupt of higher priority will interrupt the processing of a lower-priority interrupt. ISR Higher-priority interrupt ISR Lower-priority interrupt current sequence interrupt original sequence resumed Zebo Peng, IDA, LiTH 13 Control of I/O Devices (3) Direct Memory Access (DMA): Allow the transfer of a whole block of data from an I/O device directly to the memory without going through the CPU. CPU Main Memory I/O device control info stop finish A N DMA A DMA mechanism has essentially the same function as the data transfer capabilities of the CPU. Zebo Peng, IDA, LiTH 14 7
8 The CPU is executing a program X. A DMA Example X generates a page fault -> Interrupt -> ISR execution. ISR analyzes the interrupt and calls the OS. OS: it is a page fault -> Initiate DMA with parameters (MM address, Disk sector address, Size) -> Start DMA. OS: start execute program Y (by putting the 1 st Inst Add in PC). DMA signals finish -> Interrupt -> ISR execution. ISR analyzes the interrupt and calls the OS. OS: it is a page fill completed for X -> Recover the data for X -> put the saved PC value to PC. X continues execution. Zebo Peng, IDA, LiTH 15 I/O Operation Summary Data exchanges of a computer system with the outside world are provided by the I/O devices. Secondary memories can also be considered as I/O devices. Since computers deal with many different types of users and interface also with many different physical systems, there is a large variety of I/O devices. We need therefore also different techniques to control the I/O devices. The I/O function is usually the most unreliable part of a computer system, and we need techniques for error detection and recovery. Zebo Peng, IDA, LiTH 16 8
9 Lecture 6: I/O and Control I/O operations Control unit Microprogramming Zebo Peng, IDA, LiTH 17 Control Unit in CPU The main function of the control unit (CU) is to control the execution of instructions. The execution of an instruction is decomposed into smaller steps. Each such step is usually called a micro-operation. Program execution Instruction cycle Instruction cycle Instruction cycle Fetch Decode Execute Interrupt OP OP OP OP OP Zebo Peng, IDA, LiTH 18 9
10 Control Unit Operation To perform a micro-operation, CU must send a set of control signals to the datapath, i.e., the collection of registers, buses, and functional units that perform data-processing operations: Switch on/off a datapath component. Set a flag signal. Bus/multiplexer selection. IR OP A Clock signal Control Unit Flag signals from the status register Control signals to the datapath Ex Zebo Peng, IDA, LiTH 19 Control Signal Example Pipeline The penalty due to data hazards can be reduced by a technique called forwarding (bypassing): C 6 C 7 C 8 C 7 C 8 : Op 0 0 : Add 0 1 : Sub 1 0 : Not 11 : And 0 1 MUX ALU 0 1 MUX Bypassing Path Memory System Registers, cache and main memory Zebo Peng, IDA, LiTH 20 10
11 C 12 Data-Path and Control Signals M BR C 11 C 1 C 10 Main Memory C 5 C 0 +1 C 14 PC M AR C 2 C 3 IR C 6 C 4 C 13 C 7 AR ALU C 9 Selection Signals C 8 C R C W Control Clock Unit PC: Program Counter IR: Instruction Register AR: Accumulator Register MAR: Memory Address Reg. MBR: Memory Buffer Reg.... Status Flags Zebo Peng, IDA, LiTH 21 Micro-Operation Examples Inst. exec. steps Micro-operations Active control signals T1: MAR (PC) C 2 Fetch Instruction T2: MBR Memory Content PC (PC) + 1 C 0, C R, C 5, C 14 T3: IR (MBR) C 4 Load Operand T1: MAR (IR: Address_part) C 8 T2: MBR Memory Content C 0, C R, C 5 T3: AC (MBR) C 10 Zebo Peng, IDA, LiTH 22 11
12 Hardwired Controller Instruction Register Clock Flags Sequencing Logic Decoder Hardwired Control Add. Reg. Controller +1 Read Control Memory Control Control Unit Unit Control Buf. Reg. Decoder C 0 C 1 C n Zebo Peng, IDA, LiTH 23 Microprogrammed Controller Instruction Register Clock Flags Sequencing Logic Decoder Control Add. Reg. +1 µpc Read Control Memory Control Unit Control Buf. Reg. Decoder C 0 C 1 C n Zebo Peng, IDA, LiTH 24 12
13 Lecture 6: I/O and Control I/O operations Control unit Microprogramming Zebo Peng, IDA, LiTH 25 Microprogrammed Control Microprogramming is a technique used to implement the control unit. The basic idea is to implement the control unit as a microprogram execution machine (a computer inside a computer). The set of micro-operations occurring at one micro-clock cycle defines a micro-instruction. A sequence of micro-instructions defines a microprogram. The execution of a machine instruction becomes the execution of a sequence of micro-instructions. This is similar to that a Java statement is implemented by a sequence of machine instructions. Zebo Peng, IDA, LiTH 26 13
14 A Microprogrammed Computer C 12 C R Main Memory C W C 5 C 0 M BR C C 14 PC C 1 M AR C 2 The controller design is becoming the problem of micro-programing! C 3 C 8 C 17 IR +1 C 18 ALU Control Unit Zebo Peng, IDA, LiTH 27 C 6 Decoder PC C 4 C 13 =0 C 19 C 10 C 7 AC Microprogram memory C 0 C 1... C 19 C R C W + - C 9 C 15 C 16 FI DI Load Fetch Instruction (FI): T1: MAR (PC) T2: MBR Memory Content PC (PC) + 1 T3: IR (MBR) Decode Instruction (DI): T1: IR op Controller (Decoder) Microprogram Examples Execution of LOAD Operation: T1: MAR (IR a ) T2: MBR Memory Content T3: AC (MBR) PC R W Zebo Peng, IDA, LiTH 28 14
15 Microcode Storage Microcodes are stored in a µ-memory which is much faster than a cache. Since the micro-memory stores only µ- instructions, a ROM is often used. Microprograms are, therefore, sometimes called firmware. Software that provides control, monitoring and data manipulation. Most firmware can be updated. Changing of firmware may rarely or never be done during its lifetime. Zebo Peng, IDA, LiTH R W FI DI Load Store Add Sub... Application of Microprogramming Implementation of the control functions. Operating-system support. High-level language support: Ex. to provide complex instructions to match the HLL statements. Control of special-purpose devices. Emulation of other computers. User tailoring. Zebo Peng, IDA, LiTH 30 15
16 Summary The control unit plays an important role in the operation of a computer. It can be implemented by a hardwired controller or with the help of microprogramming. The microprogramming technique is used to: simplify the control circuits; increase flexibility (e.g., introducing a new instruction for division); make it efficient to use the same computer for different purposes. Zebo Peng, IDA, LiTH 31 16
Lecture 4: RISC Computers
Lecture 4: RISC Computers Introduction Program execution features RISC characteristics RISC vs. CICS Zebo Peng, IDA, LiTH 1 Introduction Reduced Instruction Set Computer (RISC) is an important innovation
More informationStyrning av in/ut-matning. Input/output devices [in/ut-enheter] provide a means for people to make use of a computer. Datorsystem.
Fö 4 In/Ut In/ut-enheter Styrning av in/ut-matning In/ut-kanalenheter Zebo Peng, IDA, LiTH 1 Input/Output Devices Input/output devices [in/ut-enheter] provide a means for people to make use of a computer.
More informationLecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit
Lecture1: introduction Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit 1 1. History overview Computer systems have conventionally
More informationClass Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2
Class Notes CS400 Part VI Dr.C.N.Zhang Department of Computer Science University of Regina Regina, SK, Canada, S4S 0A2 C. N. Zhang, CS400 83 VI. CENTRAL PROCESSING UNIT 1 Set 1.1 Addressing Modes and Formats
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More informationDigital System Design Using Verilog. - Processing Unit Design
Digital System Design Using Verilog - Processing Unit Design 1.1 CPU BASICS A typical CPU has three major components: (1) Register set, (2) Arithmetic logic unit (ALU), and (3) Control unit (CU) The register
More information2 MARKS Q&A 1 KNREDDY UNIT-I
2 MARKS Q&A 1 KNREDDY UNIT-I 1. What is bus; list the different types of buses with its function. A group of lines that serves as a connecting path for several devices is called a bus; TYPES: ADDRESS BUS,
More informationPart A Questions 1. What is an ISP? ISP stands for Instruction Set Processor. This unit is simply called as processor which executes machine instruction and coordinates the activities of other units..
More informationSCRAM Introduction. Philipp Koehn. 19 February 2018
SCRAM Introduction Philipp Koehn 19 February 2018 This eek 1 Fully work through a computer circuit assembly code Simple but Complete Random Access Machine (SCRAM) every instruction is 8 bit 4 bit for op-code:
More informationWilliam Stallings Computer Organization and Architecture
William Stallings Computer Organization and Architecture Chapter 11 CPU Structure and Function Rev. 3.2.1 (2005-06) by Enrico Nardelli 11-1 CPU Functions CPU must: Fetch instructions Decode instructions
More informationWilliam Stallings Computer Organization and Architecture
William Stallings Computer Organization and Architecture Chapter 16 Control Unit Operations Rev. 3.2 (2009-10) by Enrico Nardelli 16-1 Execution of the Instruction Cycle It has many elementary phases,
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - Von Neumann Architecture 2 Two lessons Summary of the traditional computer architecture Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More informationLecture 5: Instruction Pipelining. Pipeline hazards. Sequential execution of an N-stage task: N Task 2
Lecture 5: Instruction Pipelining Basic concepts Pipeline hazards Branch handling and prediction Zebo Peng, IDA, LiTH Sequential execution of an N-stage task: 3 N Task 3 N Task Production time: N time
More informationMicro-programmed Control Ch 15
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to modify Lots of
More informationCPU Structure and Function
Computer Architecture Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com http://www.yildiz.edu.tr/~naydin CPU Structure and Function 1 2 CPU Structure Registers
More informationMachine Instructions vs. Micro-instructions. Micro-programmed Control Ch 15. Machine Instructions vs. Micro-instructions (2) Hardwired Control (4)
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Machine Instructions vs. Micro-instructions Memory execution unit CPU control memory
More informationRunning Applications
Running Applications Computer Hardware Central Processing Unit (CPU) CPU PC IR MAR MBR I/O AR I/O BR To exchange data with memory Brain of Computer, controls everything Few registers PC (Program Counter):
More informationMicro-Operations. execution of a sequence of steps, i.e., cycles
Micro-Operations Instruction execution execution of a sequence of steps, i.e., cycles Fetch, Indirect, Execute & Interrupt cycles Cycle - a sequence of micro-operations Micro-operations data transfer between
More informationMicro-programmed Control Ch 15
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to modify Lots of
More informationCPU Structure and Function. Chapter 12, William Stallings Computer Organization and Architecture 7 th Edition
CPU Structure and Function Chapter 12, William Stallings Computer Organization and Architecture 7 th Edition CPU must: CPU Function Fetch instructions Interpret/decode instructions Fetch data Process data
More informationCPU Structure and Function
CPU Structure and Function Chapter 12 Lesson 17 Slide 1/36 Processor Organization CPU must: Fetch instructions Interpret instructions Fetch data Process data Write data Lesson 17 Slide 2/36 CPU With Systems
More informationMicro-programmed Control Ch 17
Micro-programmed Control Ch 17 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics Course Summary 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to
More informationMICROPROGRAMMED CONTROL
MICROPROGRAMMED CONTROL Hardwired Control Unit: When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired. Micro programmed
More informationHardwired Control (4) Micro-programmed Control Ch 17. Micro-programmed Control (3) Machine Instructions vs. Micro-instructions
Micro-programmed Control Ch 17 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics Course Summary Hardwired Control (4) Complex Fast Difficult to design Difficult to modify
More informationChapter 20 - Microprogrammed Control (9 th edition)
Chapter 20 - Microprogrammed Control (9 th edition) Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 20 - Microprogrammed Control 1 / 47 Table of Contents I 1 Motivation 2 Basic Concepts
More informationADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS
ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS 1.Define Computer Architecture Computer Architecture Is Defined As The Functional Operation Of The Individual H/W Unit In A Computer System And The
More informationCSC 553 Operating Systems
CSC 553 Operating Systems Lecture 1- Computer System Overview Operating System Exploits the hardware resources of one or more processors Provides a set of services to system users Manages secondary memory
More informationLecture 4: RISC Computers
Lecture 4: RISC Computers Introduction Program execution features RISC characteristics RISC vs. CICS Zebo Peng, IDA, LiTH 1 Introduction Reduced Instruction Set Computer (RISC) represents an important
More informationChapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University
Chapter 5. Computer Architecture Organization and Design Computer System Architecture Database Lab, SANGJI University Computer Architecture Organization and Design Instruction Codes Computer Registers
More informationOutcomes. Lecture 13 - Introduction to the Central Processing Unit (CPU) Central Processing UNIT (CPU) or Processor
Lecture 13 - Introduction to the Central Processing Unit (CPU) Outcomes What is a CPU? How are instructions prepared by the CPU before execution? What registers and operations are involved in this preparation
More informationBlog -
. Instruction Codes Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc) Modern processor is a very complex device It contains Many
More informationMARTHANDAM COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF INFORMATION TECHNOLOGY TWO MARK QUESTIONS AND ANSWERS
MARTHANDAM COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF INFORMATION TECHNOLOGY TWO MARK QUESTIONS AND ANSWERS SUB NAME: COMPUTER ORGANIZATION AND ARCHITECTTURE SUB CODE: CS 2253 YEAR/SEM:II/IV Marthandam
More informationComputer Architecture
Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two
More informationProcessing Unit CS206T
Processing Unit CS206T Microprocessors The density of elements on processor chips continued to rise More and more elements were placed on each chip so that fewer and fewer chips were needed to construct
More informationUNIT- 5. Chapter 12 Processor Structure and Function
UNIT- 5 Chapter 12 Processor Structure and Function CPU Structure CPU must: Fetch instructions Interpret instructions Fetch data Process data Write data CPU With Systems Bus CPU Internal Structure Registers
More informationWilliam Stallings Computer Organization and Architecture 10 th Edition Pearson Education, Inc., Hoboken, NJ. All rights reserved.
+ William Stallings Computer Organization and Architecture 10 th Edition 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved. 2 + Chapter 3 A Top-Level View of Computer Function and Interconnection
More informationChapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Ninth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
More informationCOMPUTER ORGANIZATION
COMPUTER ORGANIZATION INDEX UNIT-II PPT SLIDES Srl. No. Module as per Session planner Lecture No. PPT Slide No. 1. Register Transfer language 2. Register Transfer Bus and memory transfers 3. Arithmetic
More informationComputer Structure. Unit 4. Processor
Computer Structure Unit 4. Processor Departamento de Informática Grupo de Arquitectura de Computadores, Comunicaciones y Sistemas UNIVERSIDAD CARLOS III DE MADRID Contents Computer elements Processor organization
More informationChapter 12. CPU Structure and Function. Yonsei University
Chapter 12 CPU Structure and Function Contents Processor organization Register organization Instruction cycle Instruction pipelining The Pentium processor The PowerPC processor 12-2 CPU Structures Processor
More informationBasic Processing Unit (Chapter 7)
Basic Processing Unit (Chapter 7) IN1212-PDS 1 Problem instruction? y Decoder a ALU y f Reg IN1212-PDS 2 Basic cycle Assume an instruction occupies a single word in memory Basic cycle to be implemented:
More informationWilliam Stallings Computer Organization and Architecture. Chapter 11 CPU Structure and Function
William Stallings Computer Organization and Architecture Chapter 11 CPU Structure and Function CPU Structure CPU must: Fetch instructions Interpret instructions Fetch data Process data Write data Registers
More informationb) Write basic performance equation.
1. a) What is use of buffers? Ans: The Buffer Register prevents the high speed processor from being locked to a slow I/O device during a sequence of data transfer or reduces speed mismatch between faster
More informationChapter 3 : Control Unit
3.1 Control Memory Chapter 3 Control Unit The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional
More informationComputer Architecture and Organization (CS-507)
Computer Architecture and Organization (CS-507) Muhammad Zeeshan Haider Ali Lecturer ISP. Multan ali.zeeshan04@gmail.com https://zeeshanaliatisp.wordpress.com/ Lecture 4 Basic Computer Function, Instruction
More informationThe Processing Unit. TU-Delft. in1210/01-pds 1
The Processing Unit in1210/01-pds 1 Problem instruction? y Decoder a ALU y f Reg in1210/01-pds 2 Basic cycle! Assume an instruction occupies a single word in memory! Basic cycle to be implemented: 1. Fetch
More informationChapter 4. MARIE: An Introduction to a Simple Computer
Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution.
More informationBASIC COMPUTER ORGANIZATION AND DESIGN
1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
More informationComputer Organization (Autonomous)
Computer Organization (Autonomous) UNIT II Sections - A & D Prepared by Anil Kumar Prathipati, Asst. Prof., Dept. of CSE. SYLLABUS Basic Computer Organization and Design: Instruction codes Stored Program
More informationChapter 16. Control Unit Operation. Yonsei University
Chapter 16 Control Unit Operation Contents Micro-Operation Control of the Processor Hardwired Implementation 16-2 Micro-Operations Micro-Operations Micro refers to the fact that each step is very simple
More informationComputer and Hardware Architecture I. Benny Thörnberg Associate Professor in Electronics
Computer and Hardware Architecture I Benny Thörnberg Associate Professor in Electronics Hardware architecture Computer architecture The functionality of a modern computer is so complex that no human can
More informationDC57 COMPUTER ORGANIZATION JUNE 2013
Q2 (a) How do various factors like Hardware design, Instruction set, Compiler related to the performance of a computer? The most important measure of a computer is how quickly it can execute programs.
More informationCPU ARCHITECTURE. QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system.
CPU ARCHITECTURE QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system. ANSWER 1 Data Bus Width the width of the data bus determines the number
More informationCourse Description: This course includes concepts of instruction set architecture,
Computer Architecture Course Title: Computer Architecture Full Marks: 60+ 20+20 Course No: CSC208 Pass Marks: 24+8+8 Nature of the Course: Theory + Lab Credit Hrs: 3 Course Description: This course includes
More informationComputer Organization Control Unit. Department of Computer Science Missouri University of Science & Technology
Control Unit Department of Computer Science Missouri University of Science & Technology hurson@mst.edu 1 Note, this unit will be covered in three lectures. In case you finish it earlier, then you have
More informationCONTROL UNIT CONTROL UNIT. CONTROL vs DATA PATH. Instruction Sequencing. Two main operations of Control Unit can be identified:
CONTROL UNIT CONTROL UNIT of the Microprocessor Two main operations of Control Unit can be identified: Instruction sequencing - the methods by which instructions are selected for execution or, the manner
More informationCHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1
CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1 Data representation: (CHAPTER-3) 1. Discuss in brief about Data types, (8marks)
More informationMARIE: An Introduction to a Simple Computer
MARIE: An Introduction to a Simple Computer Outline Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution. Understand a simple
More informationComputer System Overview
Computer System Overview Operating Systems 2005/S2 1 What are the objectives of an Operating System? 2 What are the objectives of an Operating System? convenience & abstraction the OS should facilitate
More informationMARIE: An Introduction to a Simple Computer
MARIE: An Introduction to a Simple Computer 4.2 CPU Basics The computer s CPU fetches, decodes, and executes program instructions. The two principal parts of the CPU are the datapath and the control unit.
More informationomputer Design Concept adao Nakamura
omputer Design Concept adao Nakamura akamura@archi.is.tohoku.ac.jp akamura@umunhum.stanford.edu 1 1 Pascal s Calculator Leibniz s Calculator Babbage s Calculator Von Neumann Computer Flynn s Classification
More informationChapter 5 Input/Output. I/O Devices
Chapter 5 Input/Output 5.1 Principles of I/O hardware 5.2 Principles of I/O software 5.3 I/O software layers 5.4 Disks 5.5 Clocks 5.6 Character-oriented terminals 5.7 Graphical user interfaces 5.8 Network
More informationComputer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2.
BASIC ELEMENTS Simplified view: Processor Slide 1 Computer System Overview Operating Systems Slide 3 Main Memory referred to as real memory or primary memory volatile modules 2004/S2 secondary memory devices
More informationHögnivåspråk och översättning
Föreläsning 6 Maskinära programmering Högnivåspråk och översättning Processenhetens struktur Zebo Peng, IDA, LiTH 1 Machine Codes Machine codes [maskinkod] are instructions a computer can execute directly.
More informationCOMPUTER ORGANIZATION AND ARCHITECTURE
Page 1 1. Which register store the address of next instruction to be executed? A) PC B) AC C) SP D) NONE 2. How many bits are required to address the 128 words of memory? A) 7 B) 8 C) 9 D) NONE 3. is the
More informationUNIT:2 BASIC COMPUTER ORGANIZATION AND DESIGN
1 UNIT:2 BASIC COMPUTER ORGANIZATION AND DESIGN BASIC COMPUTER ORGANIZATION AND DESIGN 2.1 Instruction Codes 2.2 Computer Registers AC or Accumulator, Data Register or DR, the AR or Address Register, program
More informationModule 2: Computer-System Structures. Computer-System Architecture
Module 2: Computer-System Structures Computer-System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection General System Architecture Operating System Concepts 2.1 Silberschatz
More informationMICROPROGRAMMED CONTROL:-
MICROPROGRAMMED CONTROL:- Two methods of implementing control unit are Hardwired Control & Micro-Programmed Control. Hardwired: - when the control signals are generated by hardware using conventional logic
More informationBASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
More informationSAE5C Computer Organization and Architecture. Unit : I - V
SAE5C Computer Organization and Architecture Unit : I - V UNIT-I Evolution of Pentium and Power PC Evolution of Computer Components functions Interconnection Bus Basics of PCI Memory:Characteristics,Hierarchy
More informationCS 31: Intro to Systems Digital Logic. Kevin Webb Swarthmore College February 2, 2016
CS 31: Intro to Systems Digital Logic Kevin Webb Swarthmore College February 2, 2016 Reading Quiz Today Hardware basics Machine memory models Digital signals Logic gates Circuits: Borrow some paper if
More informationCSE 410. Operating Systems
CSE 410 Operating Systems Handout: syllabus 1 Today s Lecture Course organization Computing environment Overview of course topics 2 Course Organization Course website http://www.cse.msu.edu/~cse410/ Syllabus
More information(Advanced) Computer Organization & Architechture. Prof. Dr. Hasan Hüseyin BALIK (3 rd Week)
+ (Advanced) Computer Organization & Architechture Prof. Dr. Hasan Hüseyin BALIK (3 rd Week) + Outline 2. The computer system 2.1 A Top-Level View of Computer Function and Interconnection 2.2 Cache Memory
More informationInput / Output. School of Computer Science G51CSA
Input / Output 1 Overview J I/O module is the third key element of a computer system. (others are CPU and Memory) J All computer systems must have efficient means to receive input and deliver output J
More informationCSC227: Operating Systems Fall Chapter 1 INTERRUPTS. Dr. Soha S. Zaghloul
CSC227: Operating Systems Fall 2016 Chapter 1 INTERRUPTS Dr. Soha S. Zaghloul LAYOUT 1.3 Devices Controlling Techniques 1.3.1 Polling 1.3.2 Interrupts H/W Interrupts Interrupt Controller Process State
More informationThe register set differs from one computer architecture to another. It is usually a combination of general-purpose and special purpose registers
Part (6) CPU BASICS A typical CPU has three major components: 1- register set, 2- arithmetic logic unit (ALU), 3- control unit (CU). The figure below shows the internal structure of the CPU. The CPU fetches
More informationSTRUCTURE OF DESKTOP COMPUTERS
Page no: 1 UNIT 1 STRUCTURE OF DESKTOP COMPUTERS The desktop computers are the computers which are usually found on a home or office desk. They consist of processing unit, storage unit, visual display
More informationWhat Are The Main Differences Between Program Counter Pc And Instruction Register Ir
What Are The Main Differences Between Program Counter Pc And Instruction Register Ir and register-based instructions - Anatomy on a CPU - Program Counter (PC): holds memory address of next instruction
More informationCOA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.
Q.1 Define MBR. MBR( Memory buffer register) A Memory Buffer Register (MBR) is the register in a computers processor that stores the data being transferred to and from the devices It allowing the processor
More informationMaanavaN.Com CS1202 COMPUTER ARCHITECHTURE
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUB CODE / SUBJECT: CS1202/COMPUTER ARCHITECHTURE YEAR / SEM: II / III UNIT I BASIC STRUCTURE OF COMPUTER 1. What is meant by the stored program
More informationThere are four registers involved in the fetch cycle: MAR, MBR, PC, and IR.
CS 320 Ch. 20 The Control Unit Instructions are broken down into fetch, indirect, execute, and interrupt cycles. Each of these cycles, in turn, can be broken down into microoperations where a microoperation
More informationRegister-Level Design
Register-Level Design A digital system can be treated at different level of abstraction or compleity. So far, we have seen it at the gate level and the transistor level. At a higher level than the gate
More informationMaterials: 1. Projectable Version of Diagrams 2. MIPS Simulation 3. Code for Lab 5 - part 1 to demonstrate using microprogramming
CS311 Lecture: CPU Control: Hardwired control and Microprogrammed Control Last revised October 18, 2007 Objectives: 1. To explain the concept of a control word 2. To show how control words can be generated
More informationCS 31: Intro to Systems Digital Logic. Kevin Webb Swarthmore College February 3, 2015
CS 31: Intro to Systems Digital Logic Kevin Webb Swarthmore College February 3, 2015 Reading Quiz Today Hardware basics Machine memory models Digital signals Logic gates Circuits: Borrow some paper if
More informationThe Stored Program Computer
The Stored Program Computer 1 1945: John von Neumann Wrote a report on the stored program concept, known as the First Draft of a Report on EDVAC also Alan Turing Konrad Zuse Eckert & Mauchly The basic
More informationARM processor organization
ARM processor organization P. Bakowski bako@ieee.org ARM register bank The register bank,, which stores the processor state. r00 r01 r14 r15 P. Bakowski 2 ARM register bank It has two read ports and one
More informationBasic Processing Unit: Some Fundamental Concepts, Execution of a. Complete Instruction, Multiple Bus Organization, Hard-wired Control,
UNIT - 7 Basic Processing Unit: Some Fundamental Concepts, Execution of a Complete Instruction, Multiple Bus Organization, Hard-wired Control, Microprogrammed Control Page 178 UNIT - 7 BASIC PROCESSING
More informationUNIT I DATA REPRESENTATION, MICRO-OPERATIONS, ORGANIZATION AND DESIGN
UNIT I DATA REPRESENTATION, MICRO-OPERATIONS, ORGANIZATION AND DESIGN Data representation: Data types, complements, fixed point representation, floating-point representation, other binary codes, error
More informationCHAPTER 5 Basic Organization and Design Outline Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle
CS 224: Computer Organization S.KHABET CHAPTER 5 Basic Organization and Design Outline Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions
More informationCHAPTER 4 MARIE: An Introduction to a Simple Computer
CHAPTER 4 MARIE: An Introduction to a Simple Computer 4.1 Introduction 177 4.2 CPU Basics and Organization 177 4.2.1 The Registers 178 4.2.2 The ALU 179 4.2.3 The Control Unit 179 4.3 The Bus 179 4.4 Clocks
More informationBasic Computer Organization and Design Part 2/3
Basic Computer Organization and Design Part 2/3 Adapted by Dr. Adel Ammar Computer Organization Basic Computer Instructions Basic Computer Instruction Format Memory-Reference Instructions (OP-code = 000
More informationHardwired Control Unit Ch 14
Hardwired Control Unit Ch 14 Micro-operations Controlling Execution Hardwired Control 1 What is Control (2) So far, we have shown what happens inside CPU execution of instructions opcodes, addressing modes,
More informationBasic Computer Organization - Designing your first computer. Acknowledgment: Most of the slides are adapted from Prof. Hyunsoo Yoon s slides.
Basic Computer Organization - Designing your first computer Acknowledgment: Most of the slides are adapted from Prof. Hyunsoo Yoon s slides. 1 This week- BASIC COMPUTER ORGANIZATION AND DESIGN Instruction
More informationComputer Architecture 2/26/01 Lecture #
Computer Architecture 2/26/01 Lecture #9 16.070 On a previous lecture, we discussed the software development process and in particular, the development of a software architecture Recall the output of the
More informationCS370 Operating Systems
CS370 Operating Systems Colorado State University Yashwant K Malaiya Fall 2016 Lecture 2 Slides based on Text by Silberschatz, Galvin, Gagne Various sources 1 1 2 System I/O System I/O (Chap 13) Central
More informationInput/Output Interfaces: Ch
Input/Output Interfaces: Ch 8.1-8.3 hardware software H/w s/w interface Problems Algorithms Prog. Lang & Interfaces Instruction Set Architecture Microarchitecture (Organization) Circuits Devices (Transistors)
More informationTHE MICROPROCESSOR Von Neumann s Architecture Model
THE ICROPROCESSOR Von Neumann s Architecture odel Input/Output unit Provides instructions and data emory unit Stores both instructions and data Arithmetic and logic unit Processes everything Control unit
More informationHardwired Control Unit Ch 16
Hardwired Control Unit Ch 16 Micro-operations Controlling Execution Hardwired Control 1 What is Control (2) So far, we have shown what happens inside CPU execution of instructions opcodes, addressing modes,
More informationChapter 4. Computer Organization
Chapter 4 Computer Organization Von Neumann Concept Stored program concept General purpose computational device driven by internally stored program Data and instructions look same i.e. binary Operation
More informationChapter 4. Chapter 4 Objectives. MARIE: An Introduction to a Simple Computer
Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution.
More information