Chapter 2: Data Manipulation
|
|
- Christina Armstrong
- 6 years ago
- Views:
Transcription
1 Chapter 2 Data Manipulation Computer Science An Overview Tenth Edition by J. Glenn Brookshear Presentation files modified by Farn Wang
2 Chapter 2 Data Manipulation 2.1 Computer Architecture 2.2 Machine Language 2.3 Program Execution 2.4 Arithmetic/Logic Instructions 2.5 Communicating with Other Devices 2.6 Other Architectures 2-2
3 Von Neumann s computer model John von Neumann
4 Computer Architecture Central Processing Unit (CPU) or processor Arithmetic/Logic unit Control unit Registers General purpose - data Special purpose instructions, addresses Bus Memory Motherboard 2-4
5 CPU and main memory connected via a bus 2-5
6 Stored Program Concept A program can be encoded as bit patterns and stored in main memory. From the main memory, the CPU can then extract the instructions and execute them. In turn, the program to be executed can be altered easily. 2-6
7 Terminology Machine instruction An instruction (or command) encoded as a bit pattern recognizable by the CPU Machine language The set of all machine instructions recognized by a machine also called instruction set 2-7
8 Machine Language Philosophies Reduced Instruction Set Computing (RISC) Few, simple, efficient, and fast instructions Examples PowerPC from Apple/IBM/Motorola and SPARK from Sun Microsystems Complex Instruction Set Computing (CISC) Many, convenient, and powerful instructions Example Pentium from Intel 2-8
9 Machine Instruction Types Data Transfer copy data from one location to another I/O instructions as a special case Arithmetic/Logic use existing bit patterns to compute a new bit patterns Control direct the execution of the program conditional? indirect? 2-9
10 Arithmetic/Logic Operations Logic AND, OR, XOR Masking Rotate and Shift circular shift, logical shift, arithmetic shift Arithmetic add, subtract, multiply, divide Precise action depends on how the values are encoded (two s complement versus floatingpoint). 2-10
11 Logic operations - Bit-wise Boolean operations AND OR XOR
12 Rotating the bit pattern 65 (hexadecimal) one bit to the right 2-12
13 2015/03/17 stopped here 2-13
14 Adding values stored in memory 2-14
15 Dividing values stored in memory 2-15
16 The architecture of the machine described in Appendix C - an 8-bit CPU 8-bit bus and 8-bit data registers 2-16
17 Parts of a Machine Instruction Op-code Specifies which operation to execute Operand Gives more detailed information about the operation Interpretation of operand varies depending on op-code 2-17
18 A Simple Machine Language (I/II) 12 machine instructions Op-code Operand Description 1 RXY LOAD reg. R from cell XY. 2 RXY LOAD reg. R with XY. 3 RXY STORE reg. R at XY. 4 0RS MOVE R to S. 5 RST ADD S and T into R. (2 s comp.) 6 RST ADD S and T into R. (floating pt.) A-18
19 A Simple Machine Language (II/II) 12 machine instructions Op-code Operand Description 7 RST OR S and T into R. 8 RST AND S and T into R. 9 RST XOR S and T into R. A R0X ROTATE reg. R X times. B RXY JUMP to XY if R = reg. 0. C 000 HALT. A-19
20 The composition of an instruction for the machine 2-20
21 Decoding the instruction 35A7 2-21
22 Microprograms in the 8-bit CPU A tiny processor executing a microprogram to interpret instructions 2-22
23 Microprogramming hardware layers ( Maurice Wilkes ( ) in ROM or PLA sometimes in flash memory IBM ers call it firmware. no more ad-hoc circuitry High-level programs Compilers CPU machine code CPU control unit microcode nanocode circuits 2-23
24 An encoded version of the instructions THE ADD program ( ) 2-24
25 Program Execution ( Controlled by two special-purpose registers Program counter address of next instruction Instruction register current instruction Machine Cycle Fetch Decode Execute 2-25
26 The machine cycle ( 2-26
27 Multiplexer & demultiplexer( 2-27
28 Decoding the instruction B
29 Figure 2.10 The program from Figure 2.7 stored in main memory ready for execution 2-29
30 Performing the fetch step of the machine cycle 2-30
31 Performing the fetch step of the machine cycle (cont d) 2-31
32 Machine cycles - running examples PC IR ALU do x = x-1; while (x!=0) ; 11 A0 R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 A2 mov R1, AE A3 A4 mvc R2, -1 A5 A6 add R1, R1, R2 A7 A8 br R1, AC A9 AE 22 FF B1 AC B0 A6 C AA br R0, A6 AB AC halt AD AE 2-
33 Machine cycles running examples - A0fetch1 PC IR ALU do x = x-1; while (x!=0) ; A0 R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
34 Machine cycles running examples - A0fetch2 PC IR ALU A1 20 do x = x-1; while (x!=0) ; R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
35 Machine cycles running examples - A0fetch3 PC IR ALU do x = x-1; while (x!=0) ; A1 20 R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
36 Machine cycles running examples - A0fetch4 PC IR ALU do x = x-1; while (x!=0) ; A R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
37 Machine cycles running examples - A0decode PC IR ALU do x = x-1; while (x!=0) ; A R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
38 Machine cycles running examples - A0execute PC IR ALU do x = x-1; while (x!=0) ; A R0 R1 R2 RF 00 bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
39 Machine cycles running examples - A2fetch1 PC IR ALU do x = x-1; while (x!=0) ; A R0 R1 R2 RF 00 bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
40 Machine cycles running examples - A2fetch2 PC IR ALU A do x = x-1; while (x!=0) ; R0 R1 R2 RF 00 bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
41 Machine cycles running examples - A2fetch3 PC IR ALU do x = x-1; while (x!=0) ; A R0 R1 R2 RF 00 bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
42 Machine cycles running examples - A2fetch4 PC IR ALU A4 do x = x-1; while (x!=0) ; 11AE R0 R1 R2 RF 00 bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
43 Machine cycles running examples - A2decode PC IR ALU A4 do x = x-1; while (x!=0) ; 11AE R0 R1 R2 RF 00 bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
44 Machine cycles running examples - A2execute ALU PC A4 IR do x = x-1; while (x!=0) ; 11AE R0 R1 R2 RF 00 bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
45 Machine cycles running examples - A2execute ALU PC A4 IR do x = x-1; while (x!=0) ; 11AE R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
46 Machine cycles running examples - A4fetch1 PC IR ALU A4 do x = x-1; while (x!=0) ; 11AE R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
47 Machine cycles running examples - A4fetch2 PC IR ALU A5 do x = x-1; while (x!=0) ; 22AE R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
48 Machine cycles running examples - A4fetch3 PC IR ALU A5 do x = x-1; while (x!=0) ; 22AE R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
49 Machine cycles running examples - A4fetch4 PC IR ALU A6 do x = x-1; while (x!=0) ; 22FF R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
50 Machine cycles running examples - A4decode PC IR ALU A6 do x = x-1; while (x!=0) ; 22FF R0 R1 R2 RF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
51 Machine cycles running examples - A4execute PC IR ALU A6 do x = x-1; while (x!=0) ; 22FF R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
52 Machine cycles running examples - A6fetch1 PC IR ALU A6 do x = x-1; while (x!=0) ; 22FF R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
53 Machine cycles running examples - A6fetch2 PC IR ALU A7 do x = x-1; while (x!=0) ; 51FF R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
54 Machine cycles running examples - A6fetch3 PC IR ALU A7 do x = x-1; while (x!=0) ; 51FF R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
55 Machine cycles running examples - A6fetch4 PC IR ALU A do x = x-1; while (x!=0) ; R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
56 Machine cycles running examples - A6decode PC IR ALU A do x = x-1; while (x!=0) ; R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
57 Machine cycles running examples - A6execute PC IR ALU A do x = x-1; while (x!=0) ; R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
58 Machine cycles running examples - A8fetch1 PC IR ALU A do x = x-1; while (x!=0) ; R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
59 Machine cycles running examples - A8fetch2 PC IR ALU A9 do x = x-1; while (x!=0) ; B112 R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
60 Machine cycles running examples - A8fetch3 PC IR ALU A9 do x = x-1; while (x!=0) ; B112 R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
61 Machine cycles running examples - A8fetch4 PC IR ALU AA do x = x-1; while (x!=0) ; B1AC R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
62 Machine cycles running examples - A8decode PC IR ALU AA do x = x-1; while (x!=0) ; B1AC R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
63 Machine cycles running examples - A8execute PC IR ALU AA do x = x-1; while (x!=0) ; B1AC R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
64 Machine cycles running examples - AAfetch1 PC IR ALU AA do x = x-1; while (x!=0) ; B1AC R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
65 Machine cycles running examples - AAfetch2 PC IR ALU AB do x = x-1; while (x!=0) ; B0AC R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
66 Machine cycles running examples - AAfetch3 PC IR ALU AB do x = x-1; while (x!=0) ; B0AC R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
67 Machine cycles running examples - AAfetch4 PC IR ALU AC do x = x-1; while (x!=0) ; B0A6 R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
68 Machine cycles running examples - AAdecode PC IR ALU AC do x = x-1; while (x!=0) ; B0A6 R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
69 Machine cycles running examples - AAexecute PC IR ALU A6 do x = x-1; while (x!=0) ; B0A6 R0 R1 R2 RF FF bus 20 A0 mvc R0, 0 00 A1 11 A2 mov R1, AE AE A3 22 A4 mvc R2, -1 FF A5 51 A6 add R1, R1, R2 12 A7 B1 A8 br R1, AC AC A9 B0 AA br R0, A6 A6 AB C0 AC halt 00 AD 03 AE 2-
70 Communicating with Other Devices Controller An intermediary apparatus that handles communication between the computer and a device Specialized controllers for each type of device General purpose controllers USB and FireWire for PC Port The point at which a device connects to a computer Memory-mapped I/O CPU communicates with peripheral devices as though they were memory cells 2-70
71 Controllers attached to a machine s bus 2-71
72 A conceptual representation of memorymapped I/O 2-72
73 Computer-System Operation I/O devices and the CPU can execute concurrently. Each device controller is in charge of a particular device type. Each device controller has a local buffer.
74 Computer-System Operation CPU moves data from/to main memory to/from local buffers I/O is from the device to local buffer of controller. Device controller informs CPU that it has finished its operation by causing an interrupt.
75 Interaction of CPU with I/O devices I/O can be from devices, environment, networks Two ways to check if an I/O event happens Polling Periodically check if the signal (bit patterns in a memory cell or register) for an event has raised. Interrupt 2-75
76 Interaction of CPU with I/O devices Two ways to check if an I/O event happens Polling Interrupt Through a few interrupt signal lines to CPU can be disabled by a mask register to disable some interrupt signal lines. At the decoding cycle of each machine instruction execution, check if some unmasked interrupt lines are 1 s. If some are, branch to an address (interrupt vector) already stored for the corresponding interrupt lines. 2-76
77 Interrupt checking in machine cycles 1 CPU 0 mask register 1 Memory 2-77
78 Interrupts Interrupt transfers control to the interrupt service routine generally, through the interrupt vector, which contains the addresses of all the service routines. Interrupt architecture must save the address of the interrupted instruction. Incoming interrupts are disabled while another interrupt is being processed to prevent a lost interrupt.
79 Interrupt Handling The operating system preserves the state of the CPU by storing registers and the program counter. Determines which type of interrupt has occurred polling vectored interrupt system Separate segments of code determine what action should be taken for each type of interrupt
80 Interrupt Timeline
81 I/O Structure Synchronous After I/O starts, control returns to user program only upon I/O completion. Wait instruction idles the CPU until the next interrupt Wait loop (contention for memory access). At most one I/O request is outstanding at a time, no simultaneous I/O processing. Asynchronous
82 I/O Structure Synchronous Asynchronous After I/O starts, control returns to user program without waiting for I/O completion. System call request to the operating system to allow user to wait for I/O completion. Device-status table contains entry for each I/O device indicating its type, address, and state. Operating system indexes into I/O device table to determine device status and to modify table entry to include interrupt.
83 Communicating with Other Devices (continued) Direct memory access (DMA) Main memory access by a controller over the bus Von Neumann Bottleneck Insufficient bus speed impedes performance Handshaking The process of coordinating the transfer of data between components 2-83
84 Communicating with Other Devices (continued) Parallel Communication Several communication paths transfer bits simultaneously. Serial Communication 2-84
85 Communicating with Other Devices (continued) Parallel Communication Serial Communication Bits are transferred one after the other over a single communication path. 2-85
86 Data Communication Rates Measurement units Bps Bits per second Kbps Kilo-bps (1,000 bps) Mbps Mega-bps (1,000,000 bps) Gbps Giga-bps (1,000,000,000 bps) Bandwidth Maximum available rate Multiplexing + data-compression for performance 2-86
87 Other Architectures Technologies to increase throughput Pipelining Overlap steps of the machine cycle Parallel Processing Use multiple processors simultaneously SISD No parallel processing MIMD Different programs, different data Multi-core CPU multiple CPU in the same chip SIMD Same program, different data 2-87
88 Parallel computing bit-level 8-bit CPU 16-bit CPU 32-bit CPU instruction level pipelining (superscalar) 2-88
89 Parallel computing - memory and communications Non-Uniform Memory Access (NUMA) architecture Access time to different addresses is different. 2-89
90 Parallel computing - Classes Multi-core Symmetric multiprocessing Distributed computing Cluster computing 2-90
91 Parallel computing - Classes Massive parallel processing Cray 1 ILLIAC
92 Parallel computing - Classes Grid computing distributed computing loose-coupled hetreogeneous geographically dispersed non-interactive workload through middleware Cloud computing? 3 rd party services of infrastructure, platform, software from the internet 2-92
93 Parallel computing - hyper-threading Two logical processor sharing one core. Intel Pentium
Chapter 2: Data Manipulation
Chapter 2: Data Manipulation Computer Science: An Overview Eleventh Edition by J. Glenn Brookshear Copyright 2012 Pearson Education, Inc. Chapter 2: Data Manipulation 2.1 Computer Architecture 2.2 Machine
More informationChapter 2: Data Manipulation
Chapter 2: Data Manipulation Computer Science: An Overview Eleventh Edition by J. Glenn Brookshear Copyright 2012 Pearson Education, Inc. Chapter 2: Data Manipulation 2.1 Computer Architecture 2.2 Machine
More informationComputer Architecture and Data Manipulation. Von Neumann Architecture
Computer Architecture and Data Manipulation Chapter 3 Von Neumann Architecture Today s stored-program computers have the following characteristics: Three hardware systems: A central processing unit (CPU)
More informationChapter 2: Data Manipulation. Copyright 2015 Pearson Education, Inc.
Chapter 2: Data Manipulation Chapter 2: Data Manipulation 2.1 Computer Architecture 2.2 Machine Language 2.3 Program Execution 2.4 Arithmetic/Logic Instructions 2.5 Communicating with Other Devices 2.6
More informationChapter 2 Data Manipulation
Chapter 2 Data Manipulation Dr. Farzana Rahman Assistant Professor Department of Computer Science James Madison University 1 What the chapter is about? 2.1 Computer Architecture 2.2 Machine Language 2.3
More informationFigure 2.1 CPU and main memory connected via a bus. Computer Architecture 2014/10/12. Chapter 2: Data Manipulation
Chapter 2: Data Manipulation Computer Science: An Overview Twelfth Edition by J. Glenn Brookshear Dennis Brylow Chapter 2: Data Manipulation 2.1 Computer Architecture 2.2 Machine Language 2.3 Program Execution
More informationChapter 2: Data Manipulation
Chapter 2: Data Manipulation Computer Science: An Overview Twelfth Edition by J. Glenn Brookshear Dennis Brylow Copyright 2015 Pearson Education, Inc. Chapter 2: Data Manipulation 2.1 Computer Architecture
More informationIntroduction to Computer Science. William Hsu Department of Computer Science and Engineering National Taiwan Ocean University
Introduction to Computer Science William Hsu Department of Computer Science and Engineering National Taiwan Ocean University Chapter 2: Data Manipulation The successor to Intel's Haswell CPU technology,
More informationData Manipulation. Chih-Wei Tang ( 唐之瑋 ) Department of Communication Engineering National Central University JhongLi, Taiwan
Data Manipulation Chih-Wei Tang ( 唐之瑋 ) Department of Communication Engineering National Central University JhongLi, Taiwan Outline Computer Architecture Machine Language Program Execution Arithmetic/Logic
More informationIntroduction to Computer Science. William Hsu Department of Computer Science and Engineering National Taiwan Ocean University
Introduction to Computer Science William Hsu Department of Computer Science and Engineering National Taiwan Ocean University Chapter 2: Data Manipulation The successor to Intel's Haswell CPU technology,
More informationIntroduction to Computer Science Lecture 2: Data Manipulation
Introduction to Computer Science Lecture 2: Data Manipulation Tian-Li Yu Taiwan Evolutionary Intelligence Laboratory (TEIL) Department of Electrical Engineering National Taiwan University tianliyu@cc.ee.ntu.edu.tw
More informationThe von Neumann Architecture. IT 3123 Hardware and Software Concepts. The Instruction Cycle. Registers. LMC Executes a Store.
IT 3123 Hardware and Software Concepts February 11 and Memory II Copyright 2005 by Bob Brown The von Neumann Architecture 00 01 02 03 PC IR Control Unit Command Memory ALU 96 97 98 99 Notice: This session
More informationFull file at
Chapter Two DATA MANIPULATION Formatted Chapter Summary This chapter introduces the role of a computer's CPU. It describes the machine cycle and the various operations (or, and, exclusive or, add, shift,
More informationASSEMBLY LANGUAGE MACHINE ORGANIZATION
ASSEMBLY LANGUAGE MACHINE ORGANIZATION CHAPTER 3 1 Sub-topics The topic will cover: Microprocessor architecture CPU processing methods Pipelining Superscalar RISC Multiprocessing Instruction Cycle Instruction
More informationLatches. IT 3123 Hardware and Software Concepts. Registers. The Little Man has Registers. Data Registers. Program Counter
IT 3123 Hardware and Software Concepts Notice: This session is being recorded. CPU and Memory June 11 Copyright 2005 by Bob Brown Latches Can store one bit of data Can be ganged together to store more
More informationCOMPUTER ORGANIZATION AND ARCHITECTURE
Page 1 1. Which register store the address of next instruction to be executed? A) PC B) AC C) SP D) NONE 2. How many bits are required to address the 128 words of memory? A) 7 B) 8 C) 9 D) NONE 3. is the
More information2 MARKS Q&A 1 KNREDDY UNIT-I
2 MARKS Q&A 1 KNREDDY UNIT-I 1. What is bus; list the different types of buses with its function. A group of lines that serves as a connecting path for several devices is called a bus; TYPES: ADDRESS BUS,
More informationIntroduction to Computers & Programming
16.070 Introduction to Computers & Programming Computer Architecture, Machine Language, Program Execution Prof. Kristina Lundqvist Dept. of Aero/Astro, MIT Chapter Summary This chapter introduces the activities
More information18. Machine Language. Computer Systems. COMP1917: Computing 1. Machine Language Programming. History of Computer Technology
COMP1917 13s2 18. Machine Language 1 COMP1917: Computing 1 18. Machine Language Computer Systems Recall: modern computer systems are layered. Applications Programming Language Operating System Assembly
More informationComputer Organization
Objectives 5.1 Chapter 5 Computer Organization Source: Foundations of Computer Science Cengage Learning 5.2 After studying this chapter, students should be able to: List the three subsystems of a computer.
More informationCHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1
CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1 Data representation: (CHAPTER-3) 1. Discuss in brief about Data types, (8marks)
More informationomputer Design Concept adao Nakamura
omputer Design Concept adao Nakamura akamura@archi.is.tohoku.ac.jp akamura@umunhum.stanford.edu 1 1 Pascal s Calculator Leibniz s Calculator Babbage s Calculator Von Neumann Computer Flynn s Classification
More informationRISC Processors and Parallel Processing. Section and 3.3.6
RISC Processors and Parallel Processing Section 3.3.5 and 3.3.6 The Control Unit When a program is being executed it is actually the CPU receiving and executing a sequence of machine code instructions.
More informationChapter 3 : Control Unit
3.1 Control Memory Chapter 3 Control Unit The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional
More informationPART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.
Set No. 1 IV B.Tech I Semester Supplementary Examinations, March - 2017 COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks:
More informationCOS 140: Foundations of Computer Science
COS 140: Foundations of Computer Science CPU Organization and Assembly Language Fall 2018 CPU 3 Components of the CPU..................................................... 4 Registers................................................................
More informationProcessing Unit CS206T
Processing Unit CS206T Microprocessors The density of elements on processor chips continued to rise More and more elements were placed on each chip so that fewer and fewer chips were needed to construct
More informationComputer Organization CS 206 T Lec# 2: Instruction Sets
Computer Organization CS 206 T Lec# 2: Instruction Sets Topics What is an instruction set Elements of instruction Instruction Format Instruction types Types of operations Types of operand Addressing mode
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More informationThe Stored Program Computer
The Stored Program Computer 1 1945: John von Neumann Wrote a report on the stored program concept, known as the First Draft of a Report on EDVAC also Alan Turing Konrad Zuse Eckert & Mauchly The basic
More informationComputer and Hardware Architecture I. Benny Thörnberg Associate Professor in Electronics
Computer and Hardware Architecture I Benny Thörnberg Associate Professor in Electronics Hardware architecture Computer architecture The functionality of a modern computer is so complex that no human can
More informationHardwired Control (4) Micro-programmed Control Ch 17. Micro-programmed Control (3) Machine Instructions vs. Micro-instructions
Micro-programmed Control Ch 17 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics Course Summary Hardwired Control (4) Complex Fast Difficult to design Difficult to modify
More informationLecture 8: RISC & Parallel Computers. Parallel computers
Lecture 8: RISC & Parallel Computers RISC vs CISC computers Parallel computers Final remarks Zebo Peng, IDA, LiTH 1 Introduction Reduced Instruction Set Computer (RISC) is an important innovation in computer
More informationINTELLIGENCE PLUS CHARACTER - THAT IS THE GOAL OF TRUE EDUCATION UNIT-I
UNIT-I 1. List and explain the functional units of a computer with a neat diagram 2. Explain the computer levels of programming languages 3. a) Explain about instruction formats b) Evaluate the arithmetic
More informationMicro-programmed Control Ch 15
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to modify Lots of
More informationMachine Instructions vs. Micro-instructions. Micro-programmed Control Ch 15. Machine Instructions vs. Micro-instructions (2) Hardwired Control (4)
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Machine Instructions vs. Micro-instructions Memory execution unit CPU control memory
More informationMicro-programmed Control Ch 17
Micro-programmed Control Ch 17 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics Course Summary 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to
More informationMicro-programmed Control Ch 15
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to modify Lots of
More informationChapter 13 Reduced Instruction Set Computers
Chapter 13 Reduced Instruction Set Computers Contents Instruction execution characteristics Use of a large register file Compiler-based register optimization Reduced instruction set architecture RISC pipelining
More informationEE 3170 Microcontroller Applications
EE 3170 Microcontroller Applications Lecture 4 : Processors, Computers, and Controllers - 1.2 (reading assignment), 1.3-1.5 Based on slides for ECE3170 by Profs. Kieckhafer, Davis, Tan, and Cischke Outline
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - Von Neumann Architecture 2 Two lessons Summary of the traditional computer architecture Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More information5 Computer Organization
5 Computer Organization 5.1 Foundations of Computer Science ã Cengage Learning Objectives After studying this chapter, the student should be able to: q List the three subsystems of a computer. q Describe
More informationMemory General R0 Registers R1 R2. Input Register 1. Input Register 2. Program Counter. Instruction Register
CPU Organisation Central Processing Unit (CPU) Memory General R0 Registers R1 R2 ALU R3 Output Register Input Register 1 Input Register 2 Internal Bus Address Bus Data Bus Addr. $ 000 001 002 Program Counter
More informationIntroduction. Computer System Organization. Languages, Levels, Virtual Machines. A multilevel machine. Sarjana Magister Program
Computer System Organization Sarjana Magister Program Introduction Tb. Maulana Kusuma Week 1 Session 1 Languages, Levels, Virtual Machines A multilevel machine 1 Contemporary Multilevel Machines A six-level
More informationCourse Description: This course includes concepts of instruction set architecture,
Computer Architecture Course Title: Computer Architecture Full Marks: 60+ 20+20 Course No: CSC208 Pass Marks: 24+8+8 Nature of the Course: Theory + Lab Credit Hrs: 3 Course Description: This course includes
More informationCOA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.
Q.1 Define MBR. MBR( Memory buffer register) A Memory Buffer Register (MBR) is the register in a computers processor that stores the data being transferred to and from the devices It allowing the processor
More informationIntroduction to Computer Science. Homework 1
Introduction to Computer Science Homework. In each circuit below, the rectangles represent the same type of gate. Based on the input and output information given, identify whether the gate involved is
More informationClass Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2
Class Notes CS400 Part VI Dr.C.N.Zhang Department of Computer Science University of Regina Regina, SK, Canada, S4S 0A2 C. N. Zhang, CS400 83 VI. CENTRAL PROCESSING UNIT 1 Set 1.1 Addressing Modes and Formats
More informationThe CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram:
The CPU and Memory How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram: 1 Registers A register is a permanent storage location within
More informationDec Hex Bin ORG ; ZERO. Introduction To Computing
Dec Hex Bin 0 0 00000000 ORG ; ZERO Introduction To Computing OBJECTIVES this chapter enables the student to: Convert any number from base 2, base 10, or base 16 to any of the other two bases. Add and
More informationComputer Organization
INF 101 Fundamental Information Technology Computer Organization Assistant Prof. Dr. Turgay ĐBRĐKÇĐ Course slides are adapted from slides provided by Addison-Wesley Computing Fundamentals of Information
More informationComputer Architecture
Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two
More informationSAE5C Computer Organization and Architecture. Unit : I - V
SAE5C Computer Organization and Architecture Unit : I - V UNIT-I Evolution of Pentium and Power PC Evolution of Computer Components functions Interconnection Bus Basics of PCI Memory:Characteristics,Hierarchy
More informationADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS
ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS 1.Define Computer Architecture Computer Architecture Is Defined As The Functional Operation Of The Individual H/W Unit In A Computer System And The
More informationComputer Organization and Technology Processor and System Structures
Computer Organization and Technology Processor and System Structures Assoc. Prof. Dr. Wattanapong Kurdthongmee Division of Computer Engineering, School of Engineering and Resources, Walailak University
More informationLecture 4: RISC Computers
Lecture 4: RISC Computers Introduction Program execution features RISC characteristics RISC vs. CICS Zebo Peng, IDA, LiTH 1 Introduction Reduced Instruction Set Computer (RISC) represents an important
More informationComputer Organization
Computer Organization KR Chowdhary Professor & Head Email: kr.chowdhary@gmail.com webpage: krchowdhary.com Department of Computer Science and Engineering MBM Engineering College, Jodhpur November 14, 2013
More informationTHE MICROPROCESSOR Von Neumann s Architecture Model
THE ICROPROCESSOR Von Neumann s Architecture odel Input/Output unit Provides instructions and data emory unit Stores both instructions and data Arithmetic and logic unit Processes everything Control unit
More informationCOSC 122 Computer Fluency. Computer Organization. Dr. Ramon Lawrence University of British Columbia Okanagan
COSC 122 Computer Fluency Computer Organization Dr. Ramon Lawrence University of British Columbia Okanagan ramon.lawrence@ubc.ca Key Points 1) The standard computer (von Neumann) architecture consists
More informationModule 5 Introduction to Parallel Processing Systems
Module 5 Introduction to Parallel Processing Systems 1. What is the difference between pipelining and parallelism? In general, parallelism is simply multiple operations being done at the same time.this
More informationMICROPROGRAMMED CONTROL
MICROPROGRAMMED CONTROL Hardwired Control Unit: When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired. Micro programmed
More informationOverview of Computer Organization. Chapter 1 S. Dandamudi
Overview of Computer Organization Chapter 1 S. Dandamudi Outline Introduction Basic Terminology and Notation Views of computer systems User s view Programmer s view Advantages of high-level languages Why
More information5 Computer Organization
5 Computer Organization 5.1 Foundations of Computer Science Cengage Learning Objectives After studying this chapter, the student should be able to: List the three subsystems of a computer. Describe the
More informationMARIE: An Introduction to a Simple Computer
MARIE: An Introduction to a Simple Computer Outline Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution. Understand a simple
More informationTypical Processor Execution Cycle
Typical Processor Execution Cycle Instruction Fetch Obtain instruction from program storage Instruction Decode Determine required actions and instruction size Operand Fetch Locate and obtain operand data
More informationOverview of Computer Organization. Outline
Overview of Computer Organization Chapter 1 S. Dandamudi Outline Introduction Basic Terminology and Notation Views of computer systems User s view Programmer s view Advantages of high-level languages Why
More informationCISC / RISC. Complex / Reduced Instruction Set Computers
Systems Architecture CISC / RISC Complex / Reduced Instruction Set Computers CISC / RISC p. 1/12 Instruction Usage Instruction Group Average Usage 1 Data Movement 45.28% 2 Flow Control 28.73% 3 Arithmetic
More informationDC57 COMPUTER ORGANIZATION JUNE 2013
Q2 (a) How do various factors like Hardware design, Instruction set, Compiler related to the performance of a computer? The most important measure of a computer is how quickly it can execute programs.
More informationComputer Architecture
Computer Architecture Slide Sets WS 2013/2014 Prof. Dr. Uwe Brinkschulte M.Sc. Benjamin Betting Part 3 Fundamentals in Computer Architecture Computer Architecture Part 3 page 1 of 55 Prof. Dr. Uwe Brinkschulte,
More informationDepartment of Computer Science and Engineering CS6303-COMPUTER ARCHITECTURE UNIT-I OVERVIEW AND INSTRUCTIONS PART A
Department of Computer Science and Engineering CS6303-COMPUTER ARCHITECTURE UNIT-I OVERVIEW AND INSTRUCTIONS PART A 1.Define Computer Architecture Computer Architecture Is Defined As The Functional Operation
More informationChapter 5 12/2/2013. Objectives. Computer Systems Organization. Objectives. Objectives (continued) Introduction. INVITATION TO Computer Science 1
Chapter 5 Computer Systems Organization Objectives In this chapter, you will learn about: The components of a computer system Putting all the pieces together the Von Neumann architecture The future: non-von
More informationComputer Architecture (part 2)
Computer Architecture (part 2) Topics: Machine Organization Machine Cycle Program Execution Machine Language Types of Memory & Access 2 Chapter 5 The Von Neumann Architecture 1 Arithmetic Logic Unit (ALU)
More informationMICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS
MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS UNIT I INTRODUCTION TO 8085 8085 Microprocessor - Architecture and its operation, Concept of instruction execution and timing diagrams, fundamentals of
More informationCOURSE DESCRIPTION. CS 232 Course Title Computer Organization. Course Coordinators
COURSE DESCRIPTION Dept., Number Semester hours CS 232 Course Title Computer Organization 4 Course Coordinators Badii, Joseph, Nemes 2004-2006 Catalog Description Comparative study of the organization
More informationCOMP2121: Microprocessors and Interfacing. Instruction Set Architecture (ISA)
COMP2121: Microprocessors and Interfacing Instruction Set Architecture (ISA) http://www.cse.unsw.edu.au/~cs2121 Lecturer: Hui Wu Session 2, 2017 1 Contents Memory models Registers Data types Instructions
More informationUNIT-II. Part-2: CENTRAL PROCESSING UNIT
Page1 UNIT-II Part-2: CENTRAL PROCESSING UNIT Stack Organization Instruction Formats Addressing Modes Data Transfer And Manipulation Program Control Reduced Instruction Set Computer (RISC) Introduction:
More informationChapter 1: Introduction. Operating System Concepts 9 th Edit9on
Chapter 1: Introduction Operating System Concepts 9 th Edit9on Silberschatz, Galvin and Gagne 2013 Objectives To describe the basic organization of computer systems To provide a grand tour of the major
More informationControl unit. Input/output devices provide a means for us to make use of a computer system. Computer System. Computer.
Lecture 6: I/O and Control I/O operations Control unit Microprogramming Zebo Peng, IDA, LiTH 1 Input/Output Devices Input/output devices provide a means for us to make use of a computer system. Computer
More informationChapter 4. MARIE: An Introduction to a Simple Computer
Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution.
More informationDigital System Design Using Verilog. - Processing Unit Design
Digital System Design Using Verilog - Processing Unit Design 1.1 CPU BASICS A typical CPU has three major components: (1) Register set, (2) Arithmetic logic unit (ALU), and (3) Control unit (CU) The register
More informationModule 5 - CPU Design
Module 5 - CPU Design Lecture 1 - Introduction to CPU The operation or task that must perform by CPU is: Fetch Instruction: The CPU reads an instruction from memory. Interpret Instruction: The instruction
More informationGeneral Purpose Processors
Calcolatori Elettronici e Sistemi Operativi Specifications Device that executes a program General Purpose Processors Program list of instructions Instructions are stored in an external memory Stored program
More informationSummary of Computer Architecture
Summary of Computer Architecture Summary CHAP 1: INTRODUCTION Structure Top Level Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output
More informationEC 513 Computer Architecture
EC 513 Computer Architecture Complex Pipelining: Superscalar Prof. Michel A. Kinsy Summary Concepts Von Neumann architecture = stored-program computer architecture Self-Modifying Code Princeton architecture
More informationPin Description, Status & Control Signals of 8085 Microprocessor
Pin Description, Status & Control Signals of 8085 Microprocessor 1 Intel 8085 CPU Block Diagram 2 The 8085 Block Diagram Registers hold temporary data. Instruction register (IR) holds the currently executing
More informationUNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents Memory: Introduction, Random-Access memory, Memory decoding, ROM, Programmable Logic Array, Programmable Array Logic, Sequential programmable
More informationThese actions may use different parts of the CPU. Pipelining is when the parts run simultaneously on different instructions.
MIPS Pipe Line 2 Introduction Pipelining To complete an instruction a computer needs to perform a number of actions. These actions may use different parts of the CPU. Pipelining is when the parts run simultaneously
More informationLecture 4: RISC Computers
Lecture 4: RISC Computers Introduction Program execution features RISC characteristics RISC vs. CICS Zebo Peng, IDA, LiTH 1 Introduction Reduced Instruction Set Computer (RISC) is an important innovation
More informationM. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60
M. Sc (CS) (II Semester) Examination, 2012-13 Subject: Computer System Architecture Paper Code: M.Sc-CS-203 Time: Three Hours] [Maximum Marks: 60 Note: Question Number 1 is compulsory. Answer any four
More informationSerial. Parallel. CIT 668: System Architecture 2/14/2011. Topics. Serial and Parallel Computation. Parallel Computing
CIT 668: System Architecture Parallel Computing Topics 1. What is Parallel Computing? 2. Why use Parallel Computing? 3. Types of Parallelism 4. Amdahl s Law 5. Flynn s Taxonomy of Parallel Computers 6.
More informationCOMPUTER STRUCTURE AND ORGANIZATION
COMPUTER STRUCTURE AND ORGANIZATION Course titular: DUMITRAŞCU Eugen Chapter 4 COMPUTER ORGANIZATION FUNDAMENTAL CONCEPTS CONTENT The scheme of 5 units von Neumann principles Functioning of a von Neumann
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationISA and RISCV. CASS 2018 Lavanya Ramapantulu
ISA and RISCV CASS 2018 Lavanya Ramapantulu Program Program =?? Algorithm + Data Structures Niklaus Wirth Program (Abstraction) of processor/hardware that executes 3-Jul-18 CASS18 - ISA and RISCV 2 Program
More informationComputer Architecture 2/26/01 Lecture #
Computer Architecture 2/26/01 Lecture #9 16.070 On a previous lecture, we discussed the software development process and in particular, the development of a software architecture Recall the output of the
More informationMicroprocessors and Microcontrollers. Assignment 1:
Microprocessors and Microcontrollers Assignment 1: 1. List out the mass storage devices and their characteristics. 2. List the current workstations available in the market for graphics and business applications.
More informationHi Hsiao-Lung Chan, Ph.D. Dept Electrical Engineering Chang Gung University, Taiwan
Processors Hi Hsiao-Lung Chan, Ph.D. Dept Electrical Engineering Chang Gung University, Taiwan chanhl@maili.cgu.edu.twcgu General-purpose p processor Control unit Controllerr Control/ status Datapath ALU
More informationThe functional block diagram of 8085A is shown in fig.4.1.
Lecture-13 Internal Architecture of Intel 05A The functional block diagram of 05A is shown in fig.4.1. INTA INTR RST7.5 RST5.5 RST6.5 TRAP SOD SID INTERRUPT SERIAL I/O (Internal Bus) FR(S) IR() B() C()
More informationTopics in computer architecture
Topics in computer architecture Sun Microsystems SPARC P.J. Drongowski SandSoftwareSound.net Copyright 1990-2013 Paul J. Drongowski Sun Microsystems SPARC Scalable Processor Architecture Computer family
More informationMicroprocessor Architecture Dr. Charles Kim Howard University
EECE416 Microcomputer Fundamentals Microprocessor Architecture Dr. Charles Kim Howard University 1 Computer Architecture Computer System CPU (with PC, Register, SR) + Memory 2 Computer Architecture ALU
More informationS.R.M. INSTITUTE OF SCIENCE & TECHNOLOGY SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING
S.R.M. INSTITUTE OF SCIENCE & TECHNOLOGY SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK Subject Code : EC307 Subject Name : Microprocessor and Interfacing Year & Sem : III Year, V Sem
More information