Outline. CSCI 4730 Operating Systems. Questions. What is an Operating System? Computer System Layers. Computer System Layers

Size: px
Start display at page:

Download "Outline. CSCI 4730 Operating Systems. Questions. What is an Operating System? Computer System Layers. Computer System Layers"

Transcription

1 Outlie CSCI 4730 s! What is a s?!! System Compoet Architecture s Overview Questios What is a?! What are the major operatig system compoets?! What are basic computer system orgaizatios?! How do you commuicate with the operatig systems?! What services does a operatig system provide?! A program that acts as a itermediary betwee a of a computer ad the computer hardware.» Execute programs ad make solvig problems easier.! Operatig system goals:» Make the computer system coveiet to use.» Use the computer hardware i a efficiet maer.» Combiatio of the above. 3 4 system ca be divided roughly i four compoets:!! Operatig system! Applicatio programs compiler assembler text editor! Users System ad Applicatio Programs! :» provides basic computer resources: CPU, Memory, I/O Devices System ad Applicatio Programs compiler assembler text editor 5 6

2 !! Operatig system:» Cotrols ad coordiates use of hardware amog various applicatios ad s. compiler assembler text editor System ad Applicatio Programs!! Operatig system! Applicatio programs» defie the ways i which the system resources are used to solve the computig problems of the s Word processors, compilers, web browsers, database systems, video games compiler assembler text editor System ad Applicatio Programs 7 8!! Operatig system! Applicatio programs! Users» People, machies, other computers compiler assembler text editor System ad Applicatio Programs system ca be divided roughly i four compoets:!! Operatig system! Applicatio programs! Users System ad Applicatio Programs compiler assembler text editor 9 0 What Do s Do? What Makes up the?! OS is a resource allocator» Maages all resources» Decides betwee coflictig requests for efficiet ad fair resource use! OS is a cotrol program» Cotrols executio of programs to prevet errors ad improper use of the computer! No uiversally accepted defiitio!! Everythig a vedor ships whe you order a operatig system is good approximatio But varies wildly! is the Kerel» the oe program ruig at all times o the computer» everythig else is either a system program (ships with the operatig system) or a applicatio program

3 Startup CMOS/BIOS Cofiguratio Utility! A bootstrap program (iitial program) is loaded at powerup or reboot» Stored i firmware i ROM/EEROM» Stored o a chip o the motherboard (paretboard)! Iitializes all aspects of system! Loads operatig system kerel ad starts executio! Petium iitial boot strap program called the system Basic Iput Output System or BIOS. 3 4 Bootig from hard disk Etire Disk & Bootig Disk is divided ito + partitios: oe file system per partitio Etire Disk: File System: Partitio Table MBR Partitio Partitio Partitio Free Space Maagemet Boot block Super Block i-list Data blocks for files, directories, etc.! Master Boot Record (sector 0) - Petium» used to boot computer! Partitio Table» starig ad edig address of each partitio! A program (e.g. the system Basic Iput Output System or BIOS for Petiums) reads i ad executes the MBR» searches for first active partitio (oted i the partitio table)» reads i its first block (the boot block) ad executes it. Partitio Table i-ode i-ode i-ode i-ode 5 MBR Partitio Partitio Partitio 6 Partitio Layout System Orgaizatio! Boot block:» cotais a hardware specific program that is called automatically to load UNIX at system startup time! Super block:» file system type, #blocks i file system! Free space maagemet (two lists):» a chai of free data block umbers» a chai of free i-ode umbers! i-list/i-ode table:» admiistrative iformatio about a file (meta-data: ame, type, locatio, size, protectio bits, ) structured ito a array: iode table or simply the i-list» A i-ode umber: uiquely idetifies a file i a file system is a idex to the i-ode table Boot block Super Block i-list Data blocks for files, directories, etc. Free Space Maagemet 7! Oe or more CPUs, device cotrollers coect through commo bus providig access to shared memory! Cocurret executio of CPUs ad devices competig for memory cycles 8

4 System Operatios Iterrupts! CPU: the processor that perform the actual computatio! I/O cotrollers:» take commads i registers, geerate flags ad iterrupts» each device cotroller: is i charge of a particular device type has a local buffer for I/O! CPU moves data from/to mai memory to/from local buffers.! I/O is from the device to local buffer of cotroller.! Occurrece of a evet is sigaled by iterrupts either by software or hardware! A trap is a software-geerated iterrupt caused either by a error or a request.! Moder operatig systems are iterrupt drive.! Device cotroller iforms CPU that it has fiished its operatio by causig a iterrupt. 9 0 Commo Fuctios of Iterrupts Iterrupt Hadlig! Whe the CPU is iterrupted it stops what it is doig ad trasfer executio to a fixed locatio i memory» This locatio a idex to a service routie to hadle the iterrupt.! Iterrupt trasfers cotrol to the iterrupt service routie geerally, through the iterrupt vector, which cotais the addresses of all the service routies.! Iterrupt architecture must save the address of the iterrupted istructio.! Icomig iterrupts are disabled while aother iterrupt is beig processed to prevet a lost iterrupt.! The operatig system preserves the state of the CPU by storig registers ad the program couter.! Determies which type of iterrupt has occurred:» pollig» vectored iterrupt system! Separate segmets of code determie what actio should be take for each type of iterrupt Iterrupt Timelie I/O Structure! Sychroous I/O: After I/O starts, cotrol returs to program oly upo I/O completio.» Wait istructio idles the CPU util the ext iterrupt» Wait loop (cotetio for memory access).» At most oe I/O request is outstadig at a time, o simultaeous I/O processig.! Asychroous I/O: After I/O starts, cotrol returs to program without waitig for I/O completio.» System call request to the operatig system to allow to wait for I/O completio.» Device-status table cotais etry for each I/O device idicatig its type, address, ad state. 3» Operatig system idexes ito I/O device table to determie device status ad to modify table etry to iclude iterrupt. 4

5 Two I/O Methods Device-Status Table Sychroous Asychroous 5 6 Direct Memory Access Structure Storage Structure! Used for high-speed I/O devices able to trasmit iformatio at close to memory speeds.! Device cotroller trasfers blocks of data from buffer storage directly to mai memory without CPU itervetio.! Oly oe iterrupt is geerated per block, rather tha the oe iterrupt per byte.! Mai memory oly large storage media that the CPU ca access directly.! Secodary storage extesio of mai memory that provides large ovolatile storage capacity.! Magetic disks rigid metal or glass platters covered with magetic recordig material» Disk surface is logically divided ito tracks, which are subdivided ito sectors.» The disk cotroller determies the logical iteractio betwee the device ad the computer. 7 8 Storage Hierarchy Cachig! Storage systems orgaized i hierarchy.» Speed» Cost» Volatility! Cachig copyig iformatio ito faster storage system; mai memory ca be viewed as a last cache for secodary! Use of high-speed memory to hold recetly-accessed data.! Performed at may levels i a computer (i hardware, operatig system, software)! Iformatio i use copied from slower to faster storage temporarily! Faster storage (cache) checked first to determie if iformatio is there» If it is, iformatio used directly from the cache (fast)» If ot, data copied to cache ad used there! Cache smaller tha storage beig cached» Cache maagemet importat desig problem» Cache size ad replacemet policy 9 30

6 Performace of Various Levels of Storage Migratio of Iteger A from Disk to Register! Multitaskig eviromets must be careful to use most recet value, o matter where it is stored i the storage hierarchy 3! Multiprocessor eviromet must provide cache coherecy i hardware such that all CPUs have the most recet value i their cache! Distributed eviromet situatio eve more complex» Several copies of a datum ca exist» Various solutios covered i Chapter 7 3 Multi-programmig Timesharig (Multitaskig) Multiprogrammig eeded for efficiecy! Sigle caot keep CPU ad I/O devices busy at all times! Multiprogrammig orgaizes jobs (code ad data) so CPU always has oe to execute! A subset of total jobs i system is kept i memory! Oe job selected ad ru via job schedulig! Whe it has to wait (for I/O for example), OS switches to aother job memory layout Timesharig (multitaskig) is logical extesio i which CPU switches jobs so frequetly that s ca iteract with each job while it is ruig, creatig iteractive computig! Respose time should be < secod! Each has at least oe program executig i memory!process! If several jobs ready to ru at the same time! CPU schedulig! If processes do t fit i memory, swappig moves them i ad out to ru! Virtual memory allows executio of processes ot completely i memory Protectio Dual-Mode Operatio! Dual-Mode Operatio! I/O Protectio! Memory Protectio! CPU Protectio! Dual-mode operatio allows OS to protect itself ad other system compoets» User mode ad kerel/moitor mode» Mode bit (0 or ) provided by hardware Provides ability to distiguish whe system is ruig code or kerel code Some istructios desigated as privileged, oly executable i kerel mode System call chages mode to kerel, retur from call resets it to Iterrupt/fault kerel set mode 35 36

7 Trasitio from User to Kerel Mode I/O Protectio! Timer to prevet ifiite loop / process hoggig resources» Set iterrupt after specific period» Operatig system decremets couter» Whe couter zero geerate a iterrupt» Set up before schedulig process to regai cotrol or termiate program that exceeds allotted time! All I/O istructios are privileged istructios.! Must esure that a program could ever gai cotrol of the computer i kerel mode (i.e., a program that, as part of its executio, stores a ew address i the iterrupt vector). System call to perform I/O (recall moitor mode is the same as kerel mode) Memory Protectio CPU Protectio! Must provide memory protectio at least for the iterrupt vector ad the iterrupt service routies.! I order to have memory protectio, add two registers that determie the rage of legal addresses a program may access:» Base register holds the smallest legal physical memory address.» Limit register cotais the size of the rage! Memory outside the defied rage is protected.! Timer iterrupts computer after specified period to esure operatig system maitais cotrol.» Timer is decremeted every clock tick.» Whe timer reaches the value 0, a iterrupt occurs.! Timer commoly used to implemet time sharig.! Time also used to compute the curret time.! Load-timer is a privileged istructio A s Core Tasks Process Maagemet! Process Maagemets! Memory Maagemets! File Maagemets! I/O System Maagemets! Protectio System! A process is a program i executio (a active etity, i.e. a ruig program )» Basic uit of work o a computer» Examples: compilatio process, word processig process» A process eeds certai resources: e.g. CPU time, memory, files, I/O devices to accomplish its task! Each ca ru may processes at oce (e.g. usig &)» Oe process: cat file file &» Two processes: ls wc -l! A time sharig system (such as UNIX) ru several processes by multiplexig betwee them 4 4

8 Process Maagemet Activities Memory Maagemet The operatig system is resposible for the followig activities i coectio with process maagemet:! Programs become processes whe they are loaded ito memory ad start executig.» All data i memory before ad after processig! Creatig ad deletig both ad system processes! Suspedig ad resumig processes! Providig mechaisms for process sychroizatio! Providig mechaisms for process commuicatio! Providig mechaisms for deadlock hadlig» All istructios i memory i order to execute! Memory maagemet determies what is i memory whe» Optimizig CPU utilizatio ad computer respose to s! Memory maagemet activities» Keepig track of which parts of memory are curretly beig used ad by whom Job Job Job 3 Operatig System Memory Partitios» Decidig which processes (or parts thereof) ad data to move ito ad out of memory» Allocatig ad deallocatig memory space as eeded File Maagemet Mass-Storage Maagemet! OS provides uiform, logical view of iformatio storage» Abstracts physical properties to logical storage uit A File : OS maps logical files to physical devices» Each medium is cotrolled by device (i.e., disk drive, tape drive) Varyig properties iclude access speed, capacity, data-trasfer rate, access method (sequetial or radom)! File-System maagemet» Files usually orgaized ito directories» Access cotrol o most systems to determie who ca access what» OS activities iclude Creatig ad deletig files ad directories Primitives to maipulate files ad dirs maria Mappig files oto secodary storage Backup files oto stable (o-volatile) storage media uga home tucker gtech 45! Mai memory is volatile ad limited i size» Use disks to store overflow ad data that eeds to be persistet.! Disks are slower tha mai memory ad processors» Etire speed of computer operatio higes o disk subsystem ad its algorithms! OS mass storage maagemet activities:» Free-space maagemet» Storage allocatio» Disk schedulig! Some storage eed ot be fast» Tertiary storage icludes optical storage, magetic tape» Still must be maaged» Varies betwee WORM (write-oce, read-may-times) ad RW (read-write) 46 I/O Subsystem Maagemet Protectio ad Security! Oe purpose of OS is to hide peculiarities of hardware devices from the! I/O subsystem resposible for» Memory maagemet of I/O icludig bufferig (storig data temporarily while it is beig trasferred), cachig (storig parts of data i faster storage for performace), spoolig (the overlappig of output of oe job with iput of other jobs)» Geeral device-driver iterface» Drivers for specific hardware devices! Protectio ay mechaism for cotrollig access of processes or s to resources defied by the OS! Security defese of the system agaist iteral ad exteral attacks» Huge rage, icludig deial-of-service, worms, viruses, idetity theft, theft of service! Systems geerally first distiguish amog s, to determie who ca do what» User idetities ( IDs, security IDs) iclude ame ad associated umber, oe per» User ID the associated with all files, processes of that to determie access cotrol» Group idetifier (group ID) allows set of s to be defied ad cotrols maaged, the also associated with each process, file» Privilege escalatio allows to chage to effective ID with more rights 47 48

9 Computig Eviromets Computig Eviromets (Cot.)! Traditioal computer» Blurrig over time» Office eviromet PCs coected to a etwork, termials attached to maiframe or miicomputers providig batch ad timesharig Now portals allowig etworked ad remote systems access to same resources» Home etworks Used to be sigle system, the modems Now firewalled, etworked! Cliet-Server Computig» Dumb termials supplated by smart PCs» May systems ow servers, respodig to requests geerated by cliets Compute-server provides a iterface to cliet to request services (i.e. database) File-server provides iterface for cliets to store ad retrieve files Peer-to-Peer Computig Web-Based Computig! Aother model of distributed system! Web has become ubiquitous! PP does ot distiguish cliets ad servers» Istead all odes are cosidered peers» May each act as cliet, server or both! Node must joi PP etwork» Registers its service with cetral lookup service o etwork, or» Broadcast request for service ad respod to requests for service via discovery protocol! PCs most prevalet devices! More devices becomig etworked to allow web access! New category of devices to maage web traffic amog similar servers: load balacers! Use of operatig systems like Widows 95, cliet-side, have evolved ito Liux ad Widows XP, which ca be cliets ad servers! Examples iclude Napster ad Gutella 5 5 Summary! A (from here o OS) is a software (a program) that performs two fuctios:» it exteds the use of the computer hardware ad» it maage the computer system resources 53

Chapter 1: Introduction

Chapter 1: Introduction Chapter 1: Introduction Chapter 1: Introduction What Operating Systems Do Computer-System Organization Computer-System Architecture Operating-System Structure Operating-System Operations Process Management

More information

7/20/2008. What Operating Systems Do Computer-System Organization

7/20/2008. What Operating Systems Do Computer-System Organization Introduction to Operating Systems Introduction What Operating Systems Do Computer-System Organization Computer-System Architecture Operating-System Structure Operating-System Operations Process Management

More information

CMSC Computer Architecture Lecture 12: Virtual Memory. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 12: Virtual Memory. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 12: Virtual Memory Prof. Yajig Li Uiversity of Chicago A System with Physical Memory Oly Examples: most Cray machies early PCs Memory early all embedded systems

More information

Chapter 1: Introduction. Chapter 1: Introduction

Chapter 1: Introduction. Chapter 1: Introduction Chapter 1: Introduction Chapter 1: Introduction What Operating Systems Do Computer-System Organization Computer-System Architecture Operating-System Structure Operating-System Operations Process Management

More information

Chapter 4 Threads. Operating Systems: Internals and Design Principles. Ninth Edition By William Stallings

Chapter 4 Threads. Operating Systems: Internals and Design Principles. Ninth Edition By William Stallings Operatig Systems: Iterals ad Desig Priciples Chapter 4 Threads Nith Editio By William Stalligs Processes ad Threads Resource Owership Process icludes a virtual address space to hold the process image The

More information

Chapter 1: Introduction

Chapter 1: Introduction Chapter 1: Introduction Silberschatz, Galvin and Gagne 2009 Chapter 1: Introduction What Operating Systems Do Computer-System Organization Computer-System Architecture Operating-System Structure Operating-System

More information

Chapter 1: Introduction

Chapter 1: Introduction Chapter 1: Introduction Chapter 1: Introduction What Operating Systems Do Computer-System Organization Computer-System Architecture Operating-System Structure Operating-System Operations Process Management

More information

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5.

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5. Morga Kaufma Publishers 26 February, 208 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Virtual Memory Review: The Memory Hierarchy Take advatage of the priciple

More information

Dinosaurs? & Dinosaur Wars. Outline & Questions. Evolution of our Textbook. Poll? Questions?

Dinosaurs? & Dinosaur Wars. Outline & Questions. Evolution of our Textbook. Poll? Questions? Dinosaurs? & Dinosaur Wars!Frederick P. Brooks' Mythical Man-Month (1975). Description of the software crises - likens large scale programming to a tarpit" CSCI 6730 / 4730 s No scene from prehistory is

More information

European University of Lefke. Instructor: Dr. Arif SARI

European University of Lefke. Instructor: Dr. Arif SARI European University of Lefke CIS 105 Operating Systems Instructor: Dr. Arif SARI Email: asari@eul.edu.tr Introduction 1.1 Silberschatz, Galvin and Gagne 2009 Chapter 1: Introduction, Silberschatz, Galvin

More information

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design College of Computer ad Iformatio Scieces Departmet of Computer Sciece CSC 220: Computer Orgaizatio Uit 11 Basic Computer Orgaizatio ad Desig 1 For the rest of the semester, we ll focus o computer architecture:

More information

To provide a grand tour of the major operating systems components To provide coverage of basic computer system organization

To provide a grand tour of the major operating systems components To provide coverage of basic computer system organization Introduction What Operating Systems Do Computer-System Organization Computer-System Architecture Operating-System Structure Operating-System Operations Process Management Memory Management Storage Management

More information

Appendix D. Controller Implementation

Appendix D. Controller Implementation COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Appedix D Cotroller Implemetatio Cotroller Implemetatios Combiatioal logic (sigle-cycle); Fiite state machie (multi-cycle, pipelied);

More information

Dinosaurs? & Dinosaur Wars. CSCI 6730 / 4730 Operating Systems. Questions? Outline & Questions. Poll? Popularity: The OS Market Share

Dinosaurs? & Dinosaur Wars. CSCI 6730 / 4730 Operating Systems. Questions? Outline & Questions. Poll? Popularity: The OS Market Share Dinosaurs? & Dinosaur Wars CSCI 6730 / 4730 s s Overview!Frederick P. Brooks' Mythical Man-Month (1975). Description of the software crises - likens large scale programming to a tarpit" No scene from prehistory

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 22 Database Recovery Techiques Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Recovery algorithms Recovery cocepts Write-ahead

More information

DM510 Operating Systems. Jacob Aae Mikkelsen

DM510 Operating Systems. Jacob Aae Mikkelsen DM510 Operating Systems Jacob Aae Mikkelsen DM510 2014 DM510 Course Introduction Teacher: Jacob Aae Mikkelsen ( jamik@imada.sdu.dk ) Teaching Assistant: Daniel Fentz Johansen ( dfjohansen@gmail.com ) Course

More information

Elementary Educational Computer

Elementary Educational Computer Chapter 5 Elemetary Educatioal Computer. Geeral structure of the Elemetary Educatioal Computer (EEC) The EEC coforms to the 5 uits structure defied by vo Neuma's model (.) All uits are preseted i a simplified

More information

Python Programming: An Introduction to Computer Science

Python Programming: An Introduction to Computer Science Pytho Programmig: A Itroductio to Computer Sciece Chapter 1 Computers ad Programs 1 Objectives To uderstad the respective roles of hardware ad software i a computig system. To lear what computer scietists

More information

Chapter 1. Introduction to Computers and C++ Programming. Copyright 2015 Pearson Education, Ltd.. All rights reserved.

Chapter 1. Introduction to Computers and C++ Programming. Copyright 2015 Pearson Education, Ltd.. All rights reserved. Chapter 1 Itroductio to Computers ad C++ Programmig Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 1.1 Computer Systems 1.2 Programmig ad Problem Solvig 1.3 Itroductio to C++ 1.4 Testig

More information

CMSC Computer Architecture Lecture 11: More Caches. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 11: More Caches. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 11: More Caches Prof. Yajig Li Uiversity of Chicago Lecture Outlie Caches 2 Review Memory hierarchy Cache basics Locality priciples Spatial ad temporal How to access

More information

Frederick P. Brooks tar dinosaurs tar tar tar pit https://galvin.info/history-of-operating-system-concepts-textbook/

Frederick P. Brooks tar dinosaurs tar tar tar pit https://galvin.info/history-of-operating-system-concepts-textbook/ Book: Dinosaurs? & Dinosaur Wars Frederick P. Brooks' Mythical Man-Month (975). Description of the software crises - likens large scale programming to a tar pit Operating Systems No scene from prehistory

More information

Architectural styles for software systems The client-server style

Architectural styles for software systems The client-server style Architectural styles for software systems The cliet-server style Prof. Paolo Ciacarii Software Architecture CdL M Iformatica Uiversità di Bologa Ageda Cliet server style CS two tiers CS three tiers CS

More information

SCI Reflective Memory

SCI Reflective Memory Embedded SCI Solutios SCI Reflective Memory (Experimetal) Atle Vesterkjær Dolphi Itercoect Solutios AS Olaf Helsets vei 6, N-0621 Oslo, Norway Phoe: (47) 23 16 71 42 Fax: (47) 23 16 71 80 Mail: atleve@dolphiics.o

More information

Operating System Concepts. Operating System Concepts

Operating System Concepts. Operating System Concepts Chapter 4: Mass-Storage Systems Logical Disk Structure Logical Disk Structure Disk Schedulig Disk Maagemet RAID Structure Disk drives are addressed as large -dimesioal arrays of logical blocks, where the

More information

OPERATING SYSTEMS: Lesson 1: Introduction to Operating Systems

OPERATING SYSTEMS: Lesson 1: Introduction to Operating Systems OPERATING SYSTEMS: Lesson 1: Introduction to Jesús Carretero Pérez David Expósito Singh José Daniel García Sánchez Francisco Javier García Blas Florin Isaila 1 Why study? a) OS, and its internals, largely

More information

Chapter 1: Introduction. Operating System Concepts 8th Edition,

Chapter 1: Introduction. Operating System Concepts 8th Edition, Chapter 1: Introduction, Administrivia Project 0 due Monday. Reading: 2.1 2.7. Next Time: Operating system structure. 1.2 Outline Process management. Storage management and characteristics. Miscellaneous

More information

Multi-Threading. Hyper-, Multi-, and Simultaneous Thread Execution

Multi-Threading. Hyper-, Multi-, and Simultaneous Thread Execution Multi-Threadig Hyper-, Multi-, ad Simultaeous Thread Executio 1 Performace To Date Icreasig processor performace Pipeliig. Brach predictio. Super-scalar executio. Out-of-order executio. Caches. Hyper-Threadig

More information

Outline n Introduction n Background o Distributed DBMS Architecture

Outline n Introduction n Background o Distributed DBMS Architecture Outlie Itroductio Backgroud o Distributed DBMS Architecture Datalogical Architecture Implemetatio Alteratives Compoet Architecture o Distributed DBMS Architecture o Distributed Desig o Sematic Data Cotrol

More information

n Learn how resiliency strategies reduce risk n Discover automation strategies to reduce risk

n Learn how resiliency strategies reduce risk n Discover automation strategies to reduce risk Chapter Objectives Lear how resiliecy strategies reduce risk Discover automatio strategies to reduce risk Chapter #16: Architecture ad Desig Resiliecy ad Automatio Strategies 2 Automatio/Scriptig Resiliet

More information

Lecture 1 Introduction (Chapter 1 of Textbook)

Lecture 1 Introduction (Chapter 1 of Textbook) Bilkent University Department of Computer Engineering CS342 Operating Systems Lecture 1 Introduction (Chapter 1 of Textbook) Dr. İbrahim Körpeoğlu http://www.cs.bilkent.edu.tr/~korpe 1 References The slides

More information

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5 Morga Kaufma Publishers 26 February, 28 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Set-Associative Cache Architecture Performace Summary Whe CPU performace icreases:

More information

CS420: Operating Systems

CS420: Operating Systems OS Overview James Moscola Department of Engineering & Computer Science York College of Pennsylvania Contents of Introduction slides are courtesy of Silberschatz, Galvin, Gagne Operating System Structure

More information

CS420: Operating Systems

CS420: Operating Systems OS Overview James Moscola Department of Engineering & Computer Science York College of Pennsylvania Contents of Introduction slides are courtesy of Silberschatz, Galvin, Gagne Operating System Structure

More information

Basic allocator mechanisms The course that gives CMU its Zip! Memory Management II: Dynamic Storage Allocation Mar 6, 2000.

Basic allocator mechanisms The course that gives CMU its Zip! Memory Management II: Dynamic Storage Allocation Mar 6, 2000. 5-23 The course that gives CM its Zip Memory Maagemet II: Dyamic Storage Allocatio Mar 6, 2000 Topics Segregated lists Buddy system Garbage collectio Mark ad Sweep Copyig eferece coutig Basic allocator

More information

n Explore virtualization concepts n Become familiar with cloud concepts

n Explore virtualization concepts n Become familiar with cloud concepts Chapter Objectives Explore virtualizatio cocepts Become familiar with cloud cocepts Chapter #15: Architecture ad Desig 2 Hypervisor Virtualizatio ad cloud services are becomig commo eterprise tools to

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 20 Itroductio to Trasactio Processig Cocepts ad Theory Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Trasactio Describes local

More information

Master Informatics Eng. 2017/18. A.J.Proença. Memory Hierarchy. (most slides are borrowed) AJProença, Advanced Architectures, MiEI, UMinho, 2017/18 1

Master Informatics Eng. 2017/18. A.J.Proença. Memory Hierarchy. (most slides are borrowed) AJProença, Advanced Architectures, MiEI, UMinho, 2017/18 1 Advaced Architectures Master Iformatics Eg. 2017/18 A.J.Proeça Memory Hierarchy (most slides are borrowed) AJProeça, Advaced Architectures, MiEI, UMiho, 2017/18 1 Itroductio Programmers wat ulimited amouts

More information

UNIVERSITY OF MORATUWA

UNIVERSITY OF MORATUWA UNIVERSITY OF MORATUWA FACULTY OF ENGINEERING DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING B.Sc. Egieerig 2014 Itake Semester 2 Examiatio CS2052 COMPUTER ARCHITECTURE Time allowed: 2 Hours Jauary 2016

More information

Recall: What is an operating system? Very Brief History of OS. Very Brief History of OS. CS162 Operating Systems and Systems Programming Lecture 2

Recall: What is an operating system? Very Brief History of OS. Very Brief History of OS. CS162 Operating Systems and Systems Programming Lecture 2 Recall: What is a operatig system? CS6 Operatig Systems ad Systems Programmig Lecture Itroductio to esses Special layer of software that provides applicatio software access to hardware resources Coveiet

More information

Chapter 2: Processes & Threads. Chapter 2

Chapter 2: Processes & Threads. Chapter 2 : Processes & Threads Processes ad threads Processes Threads Schedulig Iterprocess commuicatio Classical IPC problems (origialy modified by Etha 2 What is a process? Code, data, ad stack Usually (but ot

More information

Chapter 9. Pointers and Dynamic Arrays. Copyright 2015 Pearson Education, Ltd.. All rights reserved.

Chapter 9. Pointers and Dynamic Arrays. Copyright 2015 Pearson Education, Ltd.. All rights reserved. Chapter 9 Poiters ad Dyamic Arrays Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 9.1 Poiters 9.2 Dyamic Arrays Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Slide 9-3

More information

1 Enterprise Modeler

1 Enterprise Modeler 1 Eterprise Modeler Itroductio I BaaERP, a Busiess Cotrol Model ad a Eterprise Structure Model for multi-site cofiguratios are itroduced. Eterprise Structure Model Busiess Cotrol Models Busiess Fuctio

More information

Reliable Transmission. Spring 2018 CS 438 Staff - University of Illinois 1

Reliable Transmission. Spring 2018 CS 438 Staff - University of Illinois 1 Reliable Trasmissio Sprig 2018 CS 438 Staff - Uiversity of Illiois 1 Reliable Trasmissio Hello! My computer s ame is Alice. Alice Bob Hello! Alice. Sprig 2018 CS 438 Staff - Uiversity of Illiois 2 Reliable

More information

% Sun Logo for. X3T10/95-229, Revision 0. April 18, 1998

% Sun Logo for. X3T10/95-229, Revision 0. April 18, 1998 Su Microsystems, Ic. 2550 Garcia Aveue Moutai View, CA 94045 415 960-1300 X3T10/95-229, Revisio 0 April 18, 1998 % Su Logo for Joh Lohmeyer Chairperso, X3T10 Symbios Logic Ic. 1635 Aeroplaza Drive Colorado

More information

Python Programming: An Introduction to Computer Science

Python Programming: An Introduction to Computer Science Pytho Programmig: A Itroductio to Computer Sciece Chapter 6 Defiig Fuctios Pytho Programmig, 2/e 1 Objectives To uderstad why programmers divide programs up ito sets of cooperatig fuctios. To be able to

More information

Course Details. Operating Systems with C/C++ Course Details. What is an Operating System?

Course Details. Operating Systems with C/C++ Course Details. What is an Operating System? Lecture Course in Autumn Term 2013 University of Birmingham Lecture notes and resources: http://www.cs.bham.ac.uk/ exr/teaching/lectures/opsys/13_14 closed facebook group: UoBOperatingSystems anyone registered

More information

Fundamentals of. Chapter 1. Microprocessor and Microcontroller. Dr. Farid Farahmand. Updated: Tuesday, January 16, 2018

Fundamentals of. Chapter 1. Microprocessor and Microcontroller. Dr. Farid Farahmand. Updated: Tuesday, January 16, 2018 Fudametals of Chapter 1 Microprocessor ad Microcotroller Dr. Farid Farahmad Updated: Tuesday, Jauary 16, 2018 Evolutio First came trasistors Itegrated circuits SSI (Small-Scale Itegratio) to ULSI Very

More information

Data diverse software fault tolerance techniques

Data diverse software fault tolerance techniques Data diverse software fault tolerace techiques Complemets desig diversity by compesatig for desig diversity s s limitatios Ivolves obtaiig a related set of poits i the program data space, executig the

More information

CMSC Computer Architecture Lecture 10: Caches. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 10: Caches. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 10: Caches Prof. Yajig Li Uiversity of Chicago Midterm Recap Overview ad fudametal cocepts ISA Uarch Datapath, cotrol Sigle cycle, multi cycle Pipeliig Basic idea,

More information

Lecture 2: Kernels and Processes

Lecture 2: Kernels and Processes Lecture 2: Kerels ad Processes CS170 Sprig 2018. UCSB Yag Some of slides are from Chapter 2 of the AD textbook. OSC book. J. Kubiatowicz CS162@UCB What to lear Process Cocept Cotext Switch &Process Schedulig

More information

Review: The ACID properties

Review: The ACID properties Recovery Review: The ACID properties A tomicity: All actios i the Xactio happe, or oe happe. C osistecy: If each Xactio is cosistet, ad the DB starts cosistet, it eds up cosistet. I solatio: Executio of

More information

One advantage that SONAR has over any other music-sequencing product I ve worked

One advantage that SONAR has over any other music-sequencing product I ve worked *gajedra* D:/Thomso_Learig_Projects/Garrigus_163132/z_productio/z_3B2_3D_files/Garrigus_163132_ch17.3d, 14/11/08/16:26:39, 16:26, page: 647 17 CAL 101 Oe advatage that SONAR has over ay other music-sequecig

More information

Operating Systems. Lecture Course in Autumn Term 2015 University of Birmingham. Eike Ritter. September 22, 2015

Operating Systems. Lecture Course in Autumn Term 2015 University of Birmingham. Eike Ritter. September 22, 2015 Lecture Course in Autumn Term 2015 University of Birmingham September 22, 2015 Course Details Overview Course Details What is an Operating System? OS Definition and Structure Lecture notes and resources:

More information

Software development of components for complex signal analysis on the example of adaptive recursive estimation methods.

Software development of components for complex signal analysis on the example of adaptive recursive estimation methods. Software developmet of compoets for complex sigal aalysis o the example of adaptive recursive estimatio methods. SIMON BOYMANN, RALPH MASCHOTTA, SILKE LEHMANN, DUNJA STEUER Istitute of Biomedical Egieerig

More information

K-NET bus. When several turrets are connected to the K-Bus, the structure of the system is as showns

K-NET bus. When several turrets are connected to the K-Bus, the structure of the system is as showns K-NET bus The K-Net bus is based o the SPI bus but it allows to addressig may differet turrets like the I 2 C bus. The K-Net is 6 a wires bus (4 for SPI wires ad 2 additioal wires for request ad ackowledge

More information

Course Site: Copyright 2012, Elsevier Inc. All rights reserved.

Course Site:   Copyright 2012, Elsevier Inc. All rights reserved. Course Site: http://cc.sjtu.edu.c/g2s/site/aca.html 1 Computer Architecture A Quatitative Approach, Fifth Editio Chapter 2 Memory Hierarchy Desig 2 Outlie Memory Hierarchy Cache Desig Basic Cache Optimizatios

More information

ICS Regent. Communications Modules. Module Operation. RS-232, RS-422 and RS-485 (T3150A) PD-6002

ICS Regent. Communications Modules. Module Operation. RS-232, RS-422 and RS-485 (T3150A) PD-6002 ICS Reget Commuicatios Modules RS-232, RS-422 ad RS-485 (T3150A) Issue 1, March, 06 Commuicatios modules provide a serial commuicatios iterface betwee the cotroller ad exteral equipmet. Commuicatios modules

More information

Avid Interplay Bundle

Avid Interplay Bundle Avid Iterplay Budle Versio 2.5 Cofigurator ReadMe Overview This documet provides a overview of Iterplay Budle v2.5 ad describes how to ru the Iterplay Budle cofiguratio tool. Iterplay Budle v2.5 refers

More information

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter The Processor Part A path Desig Itroductio CPU performace factors Istructio cout Determied by ISA ad compiler. CPI ad

More information

% Sun Logo for Frame. X3T10/95-229, Revision 2. September 28, 1995

% Sun Logo for Frame. X3T10/95-229, Revision 2. September 28, 1995 Su Microsystems, Ic. 2550 Garcia Aveue Moutai View, CA 94045 415 960-1300 X3T10/95-229, Revisio 2 September 28, 1995 % Su Logo for Frame Joh Lohmeyer Chairperso, X3T10 Symbios Logic Ic. 1635 Aeroplaza

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 19 Query Optimizatio Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Query optimizatio Coducted by a query optimizer i a DBMS Goal:

More information

The University of Adelaide, School of Computer Science 22 November Computer Architecture. A Quantitative Approach, Sixth Edition.

The University of Adelaide, School of Computer Science 22 November Computer Architecture. A Quantitative Approach, Sixth Edition. Computer Architecture A Quatitative Approach, Sixth Editio Chapter 2 Memory Hierarchy Desig 1 Itroductio Programmers wat ulimited amouts of memory with low latecy Fast memory techology is more expesive

More information

Baan Tools User Management

Baan Tools User Management Baa Tools User Maagemet Module Procedure UP008A US Documetiformatio Documet Documet code : UP008A US Documet group : User Documetatio Documet title : User Maagemet Applicatio/Package : Baa Tools Editio

More information

L I N U X. Unit 6 S Y S T E M DHCP & DNS (BIND) A D M I N I S T R A T I O n DPW

L I N U X. Unit 6 S Y S T E M DHCP & DNS (BIND) A D M I N I S T R A T I O n DPW it 6 HCP & (B) oa Warre HCP ervice yamically assigs a P address to requestig machies P addresses are leased scope of addresses ca be assiged or excluded from assigmet HCP servers do ot talk to each other

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 18 Strategies for Query Processig Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio DBMS techiques to process a query Scaer idetifies

More information

. Written in factored form it is easy to see that the roots are 2, 2, i,

. Written in factored form it is easy to see that the roots are 2, 2, i, CMPS A Itroductio to Programmig Programmig Assigmet 4 I this assigmet you will write a java program that determies the real roots of a polyomial that lie withi a specified rage. Recall that the roots (or

More information

1. SWITCHING FUNDAMENTALS

1. SWITCHING FUNDAMENTALS . SWITCING FUNDMENTLS Switchig is the provisio of a o-demad coectio betwee two ed poits. Two distict switchig techiques are employed i commuicatio etwors-- circuit switchig ad pacet switchig. Circuit switchig

More information

Task scenarios Outline. Scenarios in Knowledge Extraction. Proposed Framework for Scenario to Design Diagram Transformation

Task scenarios Outline. Scenarios in Knowledge Extraction. Proposed Framework for Scenario to Design Diagram Transformation 6-0-0 Kowledge Trasformatio from Task Scearios to View-based Desig Diagrams Nima Dezhkam Kamra Sartipi {dezhka, sartipi}@mcmaster.ca Departmet of Computig ad Software McMaster Uiversity CANADA SEKE 08

More information

Linux DNS (BIND), DHCP and Servers

Linux DNS (BIND), DHCP and  Servers it 8 Liux (B), HCP ad mail ervers oa Warre HCP oa Warre HCP ervice yamically assigs a P address to requestig machies P addresses are leased P addresses are leased scope of addresses ca be assiged or excluded

More information

Computer Graphics Hardware An Overview

Computer Graphics Hardware An Overview Computer Graphics Hardware A Overview Graphics System Moitor Iput devices CPU/Memory GPU Raster Graphics System Raster: A array of picture elemets Based o raster-sca TV techology The scree (ad a picture)

More information

Running Time. Analysis of Algorithms. Experimental Studies. Limitations of Experiments

Running Time. Analysis of Algorithms. Experimental Studies. Limitations of Experiments Ruig Time Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Most algorithms trasform iput objects ito output objects. The

More information

Schema for the DCE Security Registry Server

Schema for the DCE Security Registry Server Schema for the Security egistry Server Versio Date: 0/20/00 For questios or commets cocerig this documet, sed a email ote to dce-ldap@opegroup.org or call Doa Skibbie at 52 838-3896. . Itroductio...3 2.

More information

Τεχνολογία Λογισμικού

Τεχνολογία Λογισμικού ΕΘΝΙΚΟ ΜΕΤΣΟΒΙΟ ΠΟΛΥΤΕΧΝΕΙΟ Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών Τεχνολογία Λογισμικού, 7ο/9ο εξάμηνο 2018-2019 Τεχνολογία Λογισμικού Ν.Παπασπύρου, Αν.Καθ. ΣΗΜΜΥ, ickie@softlab.tua,gr

More information

Load balanced Parallel Prime Number Generator with Sieve of Eratosthenes on Cluster Computers *

Load balanced Parallel Prime Number Generator with Sieve of Eratosthenes on Cluster Computers * Load balaced Parallel Prime umber Geerator with Sieve of Eratosthees o luster omputers * Soowook Hwag*, Kyusik hug**, ad Dogseug Kim* *Departmet of Electrical Egieerig Korea Uiversity Seoul, -, Rep. of

More information

Security of Bluetooth: An overview of Bluetooth Security

Security of Bluetooth: An overview of Bluetooth Security Versio 2 Security of Bluetooth: A overview of Bluetooth Security Marjaaa Träskbäck Departmet of Electrical ad Commuicatios Egieerig mtraskba@cc.hut.fi 52655H ABSTRACT The purpose of this paper is to give

More information

Running Time ( 3.1) Analysis of Algorithms. Experimental Studies. Limitations of Experiments

Running Time ( 3.1) Analysis of Algorithms. Experimental Studies. Limitations of Experiments Ruig Time ( 3.1) Aalysis of Algorithms Iput Algorithm Output A algorithm is a step- by- step procedure for solvig a problem i a fiite amout of time. Most algorithms trasform iput objects ito output objects.

More information

Analysis of Algorithms

Analysis of Algorithms Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Ruig Time Most algorithms trasform iput objects ito output objects. The

More information

Threads and Concurrency in Java: Part 1

Threads and Concurrency in Java: Part 1 Cocurrecy Threads ad Cocurrecy i Java: Part 1 What every computer egieer eeds to kow about cocurrecy: Cocurrecy is to utraied programmers as matches are to small childre. It is all too easy to get bured.

More information

Multiprocessors. HPC Prof. Robert van Engelen

Multiprocessors. HPC Prof. Robert van Engelen Multiprocessors Prof. Robert va Egele Overview The PMS model Shared memory multiprocessors Basic shared memory systems SMP, Multicore, ad COMA Distributed memory multicomputers MPP systems Network topologies

More information

APPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS

APPLICATION NOTE PACE1750AE BUILT-IN FUNCTIONS APPLICATION NOTE PACE175AE BUILT-IN UNCTIONS About This Note This applicatio brief is iteded to explai ad demostrate the use of the special fuctios that are built ito the PACE175AE processor. These powerful

More information

Threads and Concurrency in Java: Part 1

Threads and Concurrency in Java: Part 1 Threads ad Cocurrecy i Java: Part 1 1 Cocurrecy What every computer egieer eeds to kow about cocurrecy: Cocurrecy is to utraied programmers as matches are to small childre. It is all too easy to get bured.

More information

1&1 Next Level Hosting

1&1 Next Level Hosting 1&1 Next Level Hostig Performace Level: Performace that grows with your requiremets Copyright 1&1 Iteret SE 2017 1ad1.com 2 1&1 NEXT LEVEL HOSTING 3 Fast page loadig ad short respose times play importat

More information

COMP Parallel Computing. PRAM (1): The PRAM model and complexity measures

COMP Parallel Computing. PRAM (1): The PRAM model and complexity measures COMP 633 - Parallel Computig Lecture 2 August 24, 2017 : The PRAM model ad complexity measures 1 First class summary This course is about parallel computig to achieve high-er performace o idividual problems

More information

Web OS Switch Software

Web OS Switch Software Web OS Switch Software BBI Quick Guide Nortel Networks Part Number: 213164, Revisio A, July 2000 50 Great Oaks Boulevard Sa Jose, Califoria 95119 408-360-5500 Mai 408-360-5501 Fax www.orteletworks.com

More information

CMSC22200 Computer Architecture Lecture 9: Out-of-Order, SIMD, VLIW. Prof. Yanjing Li University of Chicago

CMSC22200 Computer Architecture Lecture 9: Out-of-Order, SIMD, VLIW. Prof. Yanjing Li University of Chicago CMSC22200 Computer Architecture Lecture 9: Out-of-Order, SIMD, VLIW Prof. Yajig Li Uiversity of Chicago Admiistrative Stuff Lab2 due toight Exam I: covers lectures 1-9 Ope book, ope otes, close device

More information

Goals of the Lecture UML Implementation Diagrams

Goals of the Lecture UML Implementation Diagrams Goals of the Lecture UML Implemetatio Diagrams Object-Orieted Aalysis ad Desig - Fall 1998 Preset UML Diagrams useful for implemetatio Provide examples Next Lecture Ð A variety of topics o mappig from

More information

Chapter 1: Introduction. Operating System Concepts 8 th Edition,

Chapter 1: Introduction. Operating System Concepts 8 th Edition, Chapter 1: Introduction Operating System Concepts 8 th Edition, Silberschatz, Galvin and Gagne 2009 Operating-System Operations Interrupt driven by hardware Software error or system request creates exception

More information

Hash Tables. Presentation for use with the textbook Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015.

Hash Tables. Presentation for use with the textbook Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015. Presetatio for use with the textbook Algorithm Desig ad Applicatios, by M. T. Goodrich ad R. Tamassia, Wiley, 2015 Hash Tables xkcd. http://xkcd.com/221/. Radom Number. Used with permissio uder Creative

More information

WYSE Academic Challenge Sectional Computer Science 2005 SOLUTION SET

WYSE Academic Challenge Sectional Computer Science 2005 SOLUTION SET WYSE Academic Challege Sectioal Computer Sciece 2005 SOLUTION SET 1. Correct aswer: a. Hz = cycle / secod. CPI = 2, therefore, CPI*I = 2 * 28 X 10 8 istructios = 56 X 10 8 cycles. The clock rate is 56

More information

Outline and Reading. Analysis of Algorithms. Running Time. Experimental Studies. Limitations of Experiments. Theoretical Analysis

Outline and Reading. Analysis of Algorithms. Running Time. Experimental Studies. Limitations of Experiments. Theoretical Analysis Outlie ad Readig Aalysis of Algorithms Iput Algorithm Output Ruig time ( 3.) Pseudo-code ( 3.2) Coutig primitive operatios ( 3.3-3.) Asymptotic otatio ( 3.6) Asymptotic aalysis ( 3.7) Case study Aalysis

More information

Chapter 4 The Datapath

Chapter 4 The Datapath The Ageda Chapter 4 The Datapath Based o slides McGraw-Hill Additioal material 24/25/26 Lewis/Marti Additioal material 28 Roth Additioal material 2 Taylor Additioal material 2 Farmer Tae the elemets that

More information

Lecture 1: Introduction and Strassen s Algorithm

Lecture 1: Introduction and Strassen s Algorithm 5-750: Graduate Algorithms Jauary 7, 08 Lecture : Itroductio ad Strasse s Algorithm Lecturer: Gary Miller Scribe: Robert Parker Itroductio Machie models I this class, we will primarily use the Radom Access

More information

Computers and Scientific Thinking

Computers and Scientific Thinking Computers ad Scietific Thikig David Reed, Creighto Uiversity Chapter 15 JavaScript Strigs 1 Strigs as Objects so far, your iteractive Web pages have maipulated strigs i simple ways use text box to iput

More information

LifeBook P Series Notebook BIOS BIOS SETUP UTILITY

LifeBook P Series Notebook BIOS BIOS SETUP UTILITY BIOS SECTION P1510 LifeBook P7000 Notebook BIOS LifeBook P Series Notebook BIOS BIOS SETUP UTILITY The BIOS Setup Utility is a program that sets up the operatig eviromet for your otebook. Your BIOS is

More information

System Overview. Hardware Concept. s Introduction to the Features of MicroAutoBox t

System Overview. Hardware Concept. s Introduction to the Features of MicroAutoBox t s Itroductio to the Features of MicroAutoBox t System Overview Objective Where to go from here dspace provides the MicroAutoBox i differet variats. This sectio gives you a overview o the MicroAutoBox's

More information

Data Structures and Algorithms. Analysis of Algorithms

Data Structures and Algorithms. Analysis of Algorithms Data Structures ad Algorithms Aalysis of Algorithms Outlie Ruig time Pseudo-code Big-oh otatio Big-theta otatio Big-omega otatio Asymptotic algorithm aalysis Aalysis of Algorithms Iput Algorithm Output

More information

MOTIF XF Extension Owner s Manual

MOTIF XF Extension Owner s Manual MOTIF XF Extesio Ower s Maual Table of Cotets About MOTIF XF Extesio...2 What Extesio ca do...2 Auto settig of Audio Driver... 2 Auto settigs of Remote Device... 2 Project templates with Iput/ Output Bus

More information

CA Top Secret r14 for z/os

CA Top Secret r14 for z/os PRODUCT SHEET: CA TOP SECRET FOR z/os CA Top Secret r14 for z/os CA Top Secret for z/os (CA Top Secret) provides iovative ad comprehesive security for your busiess trasactio eviromets icludig z/os, Maiframe

More information

CS 111 Green: Program Design I Lecture 27: Speed (cont.); parting thoughts

CS 111 Green: Program Design I Lecture 27: Speed (cont.); parting thoughts CS 111 Gree: Program Desig I Lecture 27: Speed (cot.); partig thoughts By Nascarkig - Ow work, CC BY-SA 4.0, https://commos.wikimedia.org/w/idex.php?curid=38671041 Robert H. Sloa (CS) & Rachel Poretsky

More information

Chapter 1: Introduction. Operating System Concepts 9 th Edit9on

Chapter 1: Introduction. Operating System Concepts 9 th Edit9on Chapter 1: Introduction Operating System Concepts 9 th Edit9on Silberschatz, Galvin and Gagne 2013 Chapter 1: Introduction 1. What Operating Systems Do 2. Computer-System Organization 3. Computer-System

More information