Maximum Monolithic Density Density Number of Stacks N25Q512Axxx. 512Mb 2 256Mb N25Q00AAxxx 1Gb 4 MT25Qxs01Gxxx. 1Gb 2 512Mb MT25Qxs02Gxxx 2Gb 4

Similar documents
Technical Note. Reset Configurations for MT25Q, MT25T, and N25Q Flash Memory Devices. Introduction

Monitoring Ready/Busy Using the READ STATUS (70h) Command

Power-Up, Power-Down, and Brownout Considerations on MT25Q, MT25T, and MT35X NOR Flash Memory

Technical Note. Improving Random Read Performance Using Micron's SNAP READ Operation. Introduction. TN-2993: SNAP READ Operation.

Technical Note. Migrating from Cypress's FL-S and FS-S to Micron's MT25Q. Introduction

Technical Note. Migrating from Micron M25PE to Micron MT25Q 128Mb. Introduction. TN-25-36: Migrating from M25PE to MT25Q 128Mb.

Technical Note. Migrating from Micron M25P to Micron MT25Q 128Mb. Introduction. TN-25-34: Migrating from M25P to MT25Q 128Mb.

Enabled (both during preconditioning and measurement) 4KB for random writes, 2MB for sequential writes

Technical Note NAND Flash Performance Increase with PROGRAM PAGE CACHE MODE Command

Technical Note. Maximize SPI Flash Memory Design Flexibility With a Single Package. Introduction

Technical Note. SMART Command Feature Set for the eu500. Introduction. TN-FD-35: eu500 eusb SMART Commands. Introduction

Migrating from Spansion S25FL512S to Micron N25Q 512Mb Flash Device

Technical Note. Micron N25Q to Micron MT25Q Migration. Introduction. TN-25-01: Micron N25Q to Micron MT25Q Migration. Introduction

Technical Note. Client SATA SSD SMART Attribute Reference. Introduction. TN-FD-22: Client SATA SSD SMART Attribute Reference.

Technical Note. One-Time Programmable (OTP) Operations. Introduction. TN-29-68: 2Gb: x8, x16 NAND Flash Memory. Introduction

Migrating from Macronix MX29GL-G/F and MX68GL-G Devices to MT28EW NOR Flash Devices

Command Register Settings Description Notes

Technical Note. Adding ECC to a Data Bus with DDR4 x16 Components. Introduction. TN-40-41: Adding ECC With DDR4 x16 Components.

Comparing Micron N25Q and Macronix MX25L Flash Devices

Technical Note. SMART Command Feature Set for the Introduction. TN-FD-34: 5100 SSD SMART Implementation. Introduction

Technical Note. Migrating from Micron M29W Devices to MT28EW NOR Flash Devices. Introduction. TN-13-50: Migrating M29W to MT28EW NOR Flash Devices

Technical Note. SMART Command Feature Set for the M500DC. Introduction. TN-FD-26: M500DC SSD SMART Implimentation. Introduction

SMART Self-Test Reference for P400e SATA SSDs

Technical Note. SMART Command Feature Set for the M510DC. Introduction. TN-FD-33: M510DC SSD SMART Implementation. Introduction

Technical Note. Software Driver for M29EW NOR Flash Memory. Introduction. TN-13-12: Software Driver for M29EW NOR Flash Memory.

Technical Note. Refresh Features for Micron e.mmc Automotive 5.0 Devices. Introduction. TN-FC-54: Refresh Features for e.mmc Automotive 5.

Parallel NOR and PSRAM 88-Ball MCP Combination Memory

MT29F4G08AAA, MT29F8G08BAA, MT29F8G08DAA, MT29F16G08FAA, MT29F8G08MAA, MT29F16G08QAA,

Migrating from Spansion Am29F to Micron M29F NOR Flash Memories

NAND Flash Performance Improvement Using Internal Data Move

Technical Note. Comparing Micron N25Q and M25P Flash Devices. Introduction. TN-12-12: Comparing N25Q and M25P Flash Devices.

Parallel NOR and PSRAM 56-Ball MCP Combination Memory

Technical Note. ONFI 4.0 Design Guide. Introduction. TN-29-83: ONFI 4.0 Design Guide. Introduction

Technical Note. Migrating from S29GL-S Devices to MT28FW NOR Flash Devices. Introduction. TN-13-41: Migrating S29GL-S to MT28FW NOR Flash Devices

Technical Note. J3F 32Mb, 64Mb, 256Mb Parallel NOR Flash Memory Software Device Drivers. Introduction. TN-12-50: J3F Software Device Drivers

Micron Serial NOR Flash Memory

Overview. TN-29-08: Hamming Codes for NAND Flash Memory Devices Overview

Technical Note Designing for High-Density DDR2 Memory

Micron Serial NOR Flash Memory

How to Power On and Power Off the M29F Flash Memory Device

Product Brief LPDDR2-PCM and Mobile LPDDR2 121-Ball MCP

Technical Note. Refresh Features for Micron e.mmc Automotive 5.1 Devices. Introduction. TN-FC-60: Refresh Features for e.mmc Automotive 5.

User Guide. Storage Executive Command Line Interface. Introduction. Storage Executive Command Line Interface User Guide Introduction

Technical Note Using Micron Asynchronous PSRAM with the NXP LPC2292 and LPC2294 Microcontrollers

Technical Note. Design Considerations when using NOR Flash on PCBs. Introduction and Definitions

User Guide. Storage Executive. Introduction. Storage Executive User Guide. Introduction

Technical Note. Booting from Embedded MMC (e.mmc) Introduction. TN-FC-06: Booting from Embedded MMC. Introduction

AN4491 Application note

Generic Serial Flash Interface Intel FPGA IP Core User Guide

PARAMETER SYMBOL MIN MAX Address Access Time

Altera ASMI Parallel II IP Core User Guide

Micron Serial NOR Flash Memory

APPLICATION NOTE. The Next Innovation in High Density and Low Pin Count. Key features

How Good Is Your Memory? An Architect s Look Inside SSDs

Image Sensor Demo System Kits

Technical Note Using CellularRAM to Replace UtRAM

Micron Serial NOR Flash Memory

Micron Serial NOR Flash Memory

Micron Serial NOR Flash Memory

NAND Flash and Mobile LPDRAM 168-Ball Package-on-Package (PoP) MCP Combination Memory (TI OMAP )

MT51J256M32 16 Meg x 32 I/O x 16 banks, 32 Meg x 16 I/O x 16 banks. Options 1. Note:

Micron Serial NOR Flash Memory

Micron Serial NOR Flash Memory

TN1234 Technical note

Micron Serial NOR Flash Memory

ASMI Parallel II Intel FPGA IP Core User Guide

Quad-Serial Configuration (EPCQ) Devices Datasheet

Macronix High Density Serial Flash Addressing

Quad-Serial Configuration (EPCQ) Devices Datasheet

Micron Serial NOR Flash Memory

Selecting a Flash Memory Solution for Embedded Applications

Kinetis Updater User's Guide

Technical Note Using CellularRAM Memory to Replace Single- and Dual-Chip Select SRAM

Technical Note. Enabling On-Die ECC NAND with JFFS2. Introduction. TN-29-75: Enabling On-Die ECC NAND with JFFS2. Introduction.

How to use FlexMemory as D-Flash and EEPROM in KE1xF

Mobile LPDDR (only) 152-Ball Package-on-Package (PoP) TI-OMAP MT46HxxxMxxLxCG MT46HxxxMxxLxKZ

AN2061 APPLICATION NOTE

Micron part numbers e MMC registers Multilevel cell (MLC) to single-level cell (pslc) setting flow

Technical Note. Enabling SD/uSD Card Lock/Unlock Feature in Linux. Introduction. TN-SD-01: Enabling SD/uSD Card Lock/Unlock in Linux.

Dell Storage with Microsoft Storage Spaces Configurations and Solution IDs

IoT, Wearable, Networking and Automotive Markets Driving External Memory Innovation Jim Cooke, Sr. Ecosystem Enabling Manager, Embedded Business Unit

EDW4032BABG 8 Meg x 32 I/O x 16 banks, 16 Meg x 16 I/O x 16 banks. Options 1. Note:

Computer Organization

4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C / SST39VF402C SST39LF401C / SST39LF402C

Micron Serial NOR Flash Memory

NAND Flash Architecture and Specification Trends

Proposal for USB Solid State Drive Mode Sense specification

Innovations in Non-Volatile Memory 3D NAND and its Implications May 2016 Rob Peglar, VP Advanced Storage,

USER GUIDE 1 INTRODUCTION 2 GENERAL DESCRIPTION. A) Mbed enabled MCU Board. B) Shield Board. Quad SPI Evaluation Kit

Technical Note. GDDR5X: The Next-Generation Graphics DRAM. Introduction. TN-ED-02: GDDR5X: The Next-Generation Graphics DRAM.

Active Serial Memory Interface

Micron Serial NOR Flash Memory

Client vs. Enterprise SSDs

Technical Notes. Considerations for Choosing SLC versus MLC Flash P/N REV A01. January 27, 2012

Micron Serial NOR Flash Memory

Micron Serial NOR Flash Memory

FlashFlex MCU SST89C58RC

Micron Serial NOR Flash Memory

Micron Serial NOR Flash Memory

AN-1471 APPLICATION NOTE

Transcription:

Technical te N25Q and MT25Q Serial Flash Stacked Devices Introduction Introduction This technical note describes the features of stacked devices for N25Q and MT25Q. These devices are memory with two or more die in the same package. The following topics are discussed in this technical note: Single die operation Common operations for all devices The table below summarizes the stacked devices that are in production: Table 1: Stack Summary Table Micron Part Number Maximum Monolithic Density Density Number of Stacks N25Q512Axxx 512Mb 2 256Mb N25Q00AAxxx 1Gb 4 MT25Qxs01Gxxx 1Gb 2 512Mb MT25Qxs02Gxxx 2Gb 4 1 Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by Micron without notice. Products are only warranted by Micron to meet Micron's production data sheet specifications. All information discussed herein is provided on an "as is" basis, without warranties of any kind.

Single Die Operations N25Q READ MEMORY Figure 1: N25Q Stacked Device Flow Single Die Operations Single die operations modify the status of a single die. An address must be set in the function of a selected die in the following commands: READ MEMORY (3 or 4 byte address mode. Single, dual, and quad I/O): The READ MEMORY process for all stacked device memory is different for the N25Q and MT25Q. The device flow for the N25Q and the MT25Q are shown in the figures below. PROGRAM/ERASE MEMORY DIE ERASE For READ MEMORY, the device outputs data from the selected address die after the die boundary device starts reading from the beginning of the same address die. Therefore, the command must be given several times and must address the appropriate number of devices in the stack to read all of the memory. The figure below shows how to read all the stacked devices, starting from the first die. Start READ die (N = 1) READ Valid address from die N N = N + 1 N = Nr stack READ all stack 2

MT25Q READ MEMORY Figure 2: MT25Q Stacked Device Flow Single Die Operations For READ MEMORY, the addressed byte can be at any location, and the address automatically increments to the next address after each byte of data is shifted out; therefore, the entire memory can be read with a single command. The operation is terminated by driving at any time during data output Start READ die READ ADDRESS READ all stack PROGRAM/ERASE To determine if the PROGRAM/ERASE operations are finished, the following two polling methods are available the first is same for N25Q and MT25Q, the second one is different, in fact for N25Q is necessary a check of flag status register (See Fig.4): Polling on bit 7 of the flag status register (Recommended) Polling on bit 0 of status register The following two flow methods show a generic die stack (the ADDRESS value determines the die taken in polling). For flag status register bit 5 (Erase) and bit 4 (Program) give information about error occured 3

Figure 3: N25Q and MT25Q First Flow Method (Recommended) Single Die Operations PROGRAM/ERASE ADDRESS Data input READ FLAG STATUS Continuous Reading FLAG STATUS FLAG STATUS Bit 7 = 1 End PROGRAM/ERASE polling 4

Figure 4: N25Q Second Flow Method Single Die Operations START polling PROGRAM/ERASE ADDRESS Data input READ STATUS Continuous Reading STATUS STATUS Bit 0=0 READ FLAG STATUS End PROGRAM/ERASE polling 5

Figure 5: MT25Q Second Flow Method Single Die Operations START polling PROGRAM/ERASE ADDRESS Data input READ STATUS Continuous Reading STATUS STATUS Bit 0=0 End PROGRAM/ERASE polling 6

Common Operations for All of the Devices DIE ERASE The DIE ERASE (C4h) instruction was introduced to allow a global erase inside the selected die. DIE ERASE command has a sector erase frame with addresses; the significant address bits are those related to die selection: for N25Q512Axxx: A25 for N25Q00AAxxx: A26 and A25 for MT25Qxs01Gxxx: A26 for MT25Qxs02Gxxx: A27 and A26 All of the other address bits are "Don t Care." Common Operations for All of the Devices The following operations modify the status of both devices at the same time: WRITE VOLATILE WRITE NONVOLATILE For commands involving writing nonvolatile registers (WRITE STATUS and WRITE NONVOLATILE CONFIGURATION ), the cyclic polling is used. There is only one method for cyclic polling for N25Q, and two methods for MT25Q (see the following figures). For MT25Q stacked devices, cyclic polling is used also for the CRC operations. 7

Figure 6: N25Q and MT25Q Cyclic Polling Common Operations for All of the Devices N = 1 WRITE Data input READ FLAG STATUS N = 1 FLAG STATUS Bit 7 = 1 Cyclic polling N = N + 1 N = Nr stack End register polling 8

Conclusion Figure 7: MT25Q Cyclic Polling N = 1 WRITE Data input READ STATUS N = 1 STATUS Bit 0 = 0 Cyclic polling N = N + 1 N = Nr stack End register polling Conclusion Stacked devices are memory devices that have two or more die in the same package. Stacked devices have single die operations that modify the status of a single die. These operations include READ MEMORY, PROGRAM/ERASE, and DIE ERASE. The common operations for all of the devices are WRITE VOLATILE and WRITE NONVO- LATILE. Also, the key differences between the N25Q and the MT25Q devices are using the status register for PROGRAM/ERASE and completing command common polling. Refer to the package data sheet for more information on stacked devices. 9

Revision History Revision History Rev. C 05/17 Rev. B 10/16 Rev. A 01/15 Review paragraph: Common Operations for All of the Devices Updated DIE ERASE in Single Die Operations section Initial release 8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. 10