PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

Similar documents
PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

A product Line of Diodes Incorporated. Description OUT0 OUT0# OUT1 OUT1# OUT2 OUT2# OUT3 OUT3#

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

Features. Applications

Features. Description. Applications. Block Diagram PT7M3808. Fixed Voltage Diagram. Adjustable Voltage Diagram(PT7M3808G01)

Reset Output. Active high Active low Active high Active low

Features. Description. Applications. Pin Configuration PI4ULS3V Bit Bi-directional Level Shifter for open-drain and Push-Pull Application

PI3B3253. Description. Features. Pin Configuration (QSOP, TSSOP) Block Diagram. Pin Configuration (UQFN) Truth Table (1)

Features. Case Material: Molded Plastic, Green Molding Compound. Computers and Peripheral

PART OBSOLETE - USE PI3PCIE3242A

OBSOLETE PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram

Figure 1: TSSOP-24 ( Top View ) Figure 2: TQFN 4x4-24 ( Top View )

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

E P AP3615. Pin Assignments. Description. Features. Applications 5 CHANNEL CHARGE PUMP CURRENT SINK FOR LED DRIVER AP3615

APPNOTE NUMBER AN1139 PI3WVR13412 DP1.4/HDMI2.0 Mux/Demux Application Guidelines Justin Lee

Features U-DFN Pin Description (Top View)

Features. Product Compliance Marking Reel Size (inches) Tape Width (mm) Quantity per Reel D5V0P4UR6SO-7 Standard DE ,000/Tape & Reel

Features. Bottom View

APPNOTE NUMBER AN1138 PI3WVR13612 DP1.4/HDMI2.0 Mux/Demux Application Guidelines Justin Lee

Features. Part Number Compliance Marking Reel Size (inches) Tape Width (mm) Quantity DT1240A-08LP Standard MW ,000/Tape & Reel

PART OBSOLETE NO ALTERNATE PART. Features W-WLB Bottom View

APX803/D 3-PIN MICROPROCESSOR RESET CIRCUIT. Description. Pin Assignments. Features. Applications APX803. ( Top View ) SOT23. ( Top View ) SOT23R GND

PI6LC48L0201A 2-Output LVDS Networking Clock Generator

SM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.

SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer

SM Features. General Description. Applications. Block Diagram

Features. Description. Pin Description. Pin Configuration. Pin Name Pin No. Description PI6ULS5V9511A. Hot Swappable I2C Bus/SMBus Buffer

PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram. 100MHz PCI-Express 0 100MHz PCI-Express 1 100MHz PCI-Express 2

PART OBSOLETE - USE PI3PCIE3442A

Features. Applications

I/O 4 NC I/O 3 I/O 1 V SS I/O 2

AL5812EV3 User Guide 150mA, 60V Low-side Adjustable Linear LED Driver

Part Number Compliance Case Packaging (Type Number)-7* Commercial SOD323 3,000/Tape & Reel

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

ASM5P2308A. 3.3 V Zero-Delay Buffer

Features. Applications

SOD123F (Type B) Top View. Part Number Compliance Case Packaging (Type Number)-7* AEC-Q101 SOD123F (Type B) 3,000/Tape & Reel

PI4ULS3V Mb/s Bi-directional Level Translator for Push-Pull Applications Features Description Applications Pin Description Pin Configuration

ZXTR21XXEV1 USER GUIDE

T1/E1 CLOCK MULTIPLIER. Features

Pin Description Pin No. (TSSOP, SOIC) Pin Configuration TSSOP TQFN PI4MSD5V9548A. 8 Channel I2C bus Switch with Reset

Freescale Semiconductor, I

PI6CEQ PCIe Gen2 / Gen3 Buffer. Features. Description. Applications. Block Diagram. Pin Configuration (20-Pin TSSOP & 20-Pin QSOP)

AUR9801D. Pin Assignments. Description. Applications. Features LI-ION/LI POLYMER BATTERY CHARGER AUR9801D

Description OUT0 1 OUTA1 OUTA1 2 OUTA2 3 OUTA3 OUTA4 OUTB1 6 OUTB2 7 OUTB2 OUTB3 OUTB4. All trademarks are property of their respective owners.

Features. Description PI4IOE5V bit I 2 C-bus I/O Expander

PI6C20800B. PCI Express 3.0 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration (48-Pin TSSOP)

Features. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices

DSC Q0093. General Description. Features. Applications. Block Diagram. Crystal-less Configurable Clock Generator

PI6C49S1510 Rev J

Features. Applications

PI6C20400A. 1:4 Clock Driver for Intel PCIe Chipsets. Features. Description. Pin Configuration. Block Diagram

ZL40218 Precision 1:8 LVDS Fanout Buffer

SOD123. Top View. Date Code Key Year Code A B C D E H I J K L

PI6C20800S. PCI Express 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration. Block Diagram

Wireless Access Point Server/Storage DIFF1 DIFF2

Two Outputs Clock Generator AK8146B

Description. Application

TF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information

PI6C182B. Precision 1-10 Clock Buffer. Features. Description. Diagram. Pin Configuration

ZXCT1084EV1 USER GUIDE

1.8V/3.0V Single-PLL Clock Generator

AP2145/ AP2155. Description. Pin Assignments. Features. Applications. Typical Applications Circuit SO-8

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

NOT RECOMMENDED FOR NEW DESIGN NO ALTERNATE PART. Applications

PI5USB1458/PI5USB1458A. Features. Description. Block Diagram. A product Line of Diodes Incorporated

1.8V/3.0V Single-PLL Clock Generator AK8150C

ZL40223 Precision 2:8 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet

MPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND

DSC2033. Low-Jitter Configurable Dual LVDS Oscillator. General Description. Features. Block Diagram. Applications

USB/Charger and Over-Voltage Detection Device

CM1293A-04SO. 4-Channel Low Capacitance ESD Protection Array

Register Programmable Clock Generator AK8141

Low Power Multiclock Generator with XO AK8137A

AP2142/ AP2152. Description. Pin Assignments. Features. Applications. Typical Applications Circuit 0.5A DUAL CHANNEL CURRENT-LIMITED POWER SWITCH SO-8

3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with INTERNAL INPUT TERMINATION

NB2304A. 3.3V Zero Delay Clock Buffer

AL8808EV2 EVALUATION BOARD USER GUIDE

NB2308A. 3.3 V Zero Delay Clock Buffer

3.3V, 2.0GHz ANY DIFF. IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION

CAP+ CAP. Loop Filter

High Speed 10-bits LVDS Transmitter EP103. User Guide V0.6

2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH INTERNAL INPUT TERMINATION

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Nine-Output 3.3 V Buffer

PI6C :4 Clock Driver for Intel PCI Express Chipsets. Features. Description. Block Diagram. Pin Configuration

NB2308A. 3.3 V Zero Delay Clock Buffer

Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Features. Applications

Not recommended for new designs

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features MIC2551A VBUS R S. 1.5k D+ D GND VM D SPD SUS GND. Typical Application Circuit

Features. Description. Applications. Block Diagram. Pin Configuration PI5USB Figure2. PI5USB31213 Block diagram

AP2166/ AP2176. Description. Pin Assignments. Features. Applications. Typical Applications Circuit 1A DUAL CHANNEL CURRENT-LIMITED POWER SWITCH SO-8

Pentium Processor Compatible Clock Synthesizer/Driver for ALI Aladdin Chipset

TF10CP02 / TF10CP Gbps 2x2 LVDS Crosspoint Switches. Features. Description. Applications. Function Diagram. Ordering Information.

Galvanic Isolated Latching 60V Solid State Relay

Transcription:

PCIe 3.0 Clock Generator with 4 HCSL Outputs Features PCIe 3.0 complaint PCIe 3.0 Phase jitter: 0.48ps RMS (High Freq. Typ.) LVDS compatible outputs Supply voltage of 3.3V ±5% 25MHz crystal or clock input frequency HCSL outputs, 0.7V Current mode differential pair Jitter 40ps cycle-to-cycle (typ) Spread of -0.5%, -1.0%, -1.5%, and no spread Industrial temperature range Spread Bypass option available Spread and frequency selection via external pins Packaging: (Pb-free and Green) 20-pin, 173-mil wide TSSOP Description The PI6C557-05B is a spread spectrum clock generator compliant to PCI Express 3.0 and Ethernet requirements. The device is used for PC or embedded systems to substantially reduce Electromagnetic Interference (EMI). The PI6C557-05B provides four differential (HCSL) or LVDS spread spectrum outputs. The PI6C557-05B is configured to select spread and clock selection. Using Pericom's patented Phase-Locked Loop (PLL) techniques, the device takes a 25MHz crystal input and produces four pairs of differential outputs (HCSL) at 100MHz and 200MHz clock frequencies. It also provides spread selection of -0.5%, -1.0%, -1.5%, and no spread. Block Diagram Pin Configuration VDD 2 PD OE VDDXD 1 20 CLK0 S[2:0] X1/CLK 25 MHz crystal or clock X2 Pulling Capacitors 3 Spread Spectrum/ Output clock selection Crystal Driver SS Circuitry 2 GND PLL Rr(IREF) CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3 S0 S1 S2 X1 X2 PD OE GNDXD IREF 2 3 4 5 6 7 8 9 10 19 18 17 16 15 14 13 12 11 CLK0 CLK1 CLK1 GNDODA VDDODA CLK2 CLK2 CLK3 CLK3 1

Pin Description Pin # Pin Name I/O Type Description 1 VDDXD Power Connect to a +3.3V source. 2 S0 Input Spread Spectrum Select pin #0. See Spred Spectrum Selec table. Internal pull-up resistor. 3 S1 Input Spread Spectrum Select pin #1. See Spred Spectrum Selec table. Internal pull-up resistor. 4 S2 Input Spread Spectrum Select pin #2. See Spred Spectrum Selec table. Internal pull-up resistor. 5 X1 Input Crystal connection. 6 X2 Output Crystal connection. 7 PD Input Power down. Internal pull-up resistor. 8 OE Input Output enable. Tri-states output (High=enable outputs); Low=disable outputs). Internal pull-up resister. 9 GND Power Connect to digital circuit ground. 10 IREF Output Precision resistor attached to this pin is connected to the internal current reference. 11 CLK3 Output Selectable 100/200 MHz Spread Spectrum differential compliment output clock 3. 12 CLK3 Output Selectable 100/200 MHz Spread Spectrum differential true output clock 3. 13 CLK2 Output Selectable 100/200 MHz Spread Spectrum differential compliment output clock 2. 14 CLK2 Output Selectable 100/200 MHz Spread Spectrum differential true output clock 2. 15 VDDODA Power Connect to a +3.3V analog source. 16 GND Power Output and Analog circuit ground 17 CLK1 Output Selectable 100/200 MHz Spread Spectrum differential compliment output clock 1. 18 CLK1 Output Selectable 100/200 MHz Spread Spectrum differential true output clock 1. 19 CLK0 Output Selectable 100/200 MHz Spread Spectrum differential compliment output clock 0. 20 CLK0 Output Selectable 100/200 MHz Spread Spectrum differential true output clock 0. Table 2: Spread Selection Table S2 S1 S0 Spread % Spread Type Output Frequency 0 0 0-0.5 Down 100 0 0 1-1.0 Down 100 0 1 0-1.5 Down 100 0 1 1 No Spread Not Applicable 100 1 0 0-0.5 Down 200 1 0 1-1.0 Down 200 1 1 0-1.5 Down 200 1 1 1 No Spread Not Applicable 200 2

Application Information Decoupling Capacitors Decoupling capacitors of 0.01μF or 0.1μF must be connected between each VDD pin and the PCB ground plane and placed as close to the VDD pin as possible. PI6C557-05B must be isolated from system power supply noise to perform optimally. Output Structures IREF =2.3mA PI6C557-05B 6*IREF Crystal Use a 25MHz fundamental mode parallel resonant crystal with less than 30PPM of error across temperature. Current Source (Iref) Reference Resistor - R R If board target trace impedance is 50-Ohm, then RR = 475-Ohm providing an IREF of 2.32 ma. The output current (I OH ) is 6*IREF. R R =475 Ω See Output Termination Sections Output Termination The PCI-Express differential clock outputs of the PI6C557-05B are open source drivers and require an external series resistor and a resistor to ground. These resistor values and their allowable locations are shown in detail in the PCI-Express Layout Guidelines section. The PI6C557-05B can be configured for LVDS compatible voltage levels. See the LVDS Compatible Layout Guidelines section. 3

PCI-Express Layout Guidelines Common Recommendations for Differential Routing Dimension or Value Unit L1 length, route as non-coupled 50-Ohm trace. 0.5 max inch L2 length, route as non-coupled 50-Ohm trace. 0.2 max inch L3 length, route as non-coupled 50-Ohm trace. 0.2 max inch R S 33 Ohm R T 49.9 Ohm Differential Routing on a Single PCB Dimension or Value Unit L4 length, route as coupled microstrip 100-Ohm differential trace. 2 min to 16 max inch L4 length, route as coupled stripline 100-Ohm differential trace. 1.8 min to 14.4 max inch Differential Routing to a PCI Express connector Dimension or Value Unit L4 length, route as coupled microstrip 100-Ohm differential trace. 0.25 min to 14 max inch L4 length, route as coupled stripline 100-Ohm differential trace. 0.225 min to 12.6 max inch PCI-Express Device Routing L1 R S L2 L1 L2 L4 L4 R S R T R T PI6C557-05 Output Clock L3 L3 PCI-Express Load or Connector Typical PCI-Express (HCSL) Waveform 700 mv 0 t OR 500 ps 500 ps t OF 0.52 V 0.175 V 0.52 V 0.175 V 4

Application Information LVDS Recommendations for Differential Routing Dimension or Value Unit L1 length, route as non-coupled 50-Ohm trace. 0.5 max inch L2 length, route as non-coupled 50-Ohm trace. 0.2 max inch R P 100 Ohm R Q 100 Ohm R T 150 Ohm L3 length, route as 100Ω differential trace. L3 length, route as 100Ω differential trace. LVDS Device Routing L1 L3 L1 R Q L3 R P R T R T PI6C557-05 Clock Output L2 L2 LVDS Device Load Typical LVDS Waveform 1325 mv 1000 mv t OR 500 ps 500 ps t OF 1250 mv 1150 mv 1250 mv 1150 mv 5

Electrical Specifications Maximum Ratings Supply Voltage to Ground Potential... 5.5V All Inputs and Outputs... -0.5V to V DD +0.5V Ambient Operating Temperature...-40 to +85 C Storage Temperature...-65 to +150 C Junction Temperature...125 C ESD Protection (Input)... 2000 V min (HBM) Note: Stresses greater than those listed under MAXIMUM RAT- INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Recommended Operation Conditions Parameter Min. Typ. Max. Unit Ambient Operating Temperature -40 +85 C Power Supply Voltage (measured in respect to GND) 3.135 3.465 V DC Characteristics (V DD = 3.3V ±5%, T A = -40 C to +85 o C) Symbol Parameter Conditions Min. Typ. Max. Unit V DD Supply Voltage 3.135 3.3 3.465 V V IH Input High Voltage (1) 2.0 VDD +0.3 V V IL Input Low Voltage (1) GND -0.3 0.8 V I IL Input Leakage Current 0 < Vin < VDD Without input pull-up and pull-downs -5 5 µa I DD R L = 50Ω, C L = 2pF @100MHz 105 120 ma Operating Supply Current I DDOE OE = LOW 40 50 ma I DDPD No load PD = LOW 60 100 µa C IN Input Capacitance Input pin capacitance 7 pf C OUT Output Capacitance Output pin capacitance 6 pf L PIN Pin Inductance 5 nh R OUT Output Resistance CLK Outputs 3.0 kω Note: 1. Single edge is monotonic when transitioning through region. AC Characteristics (V DD = 3.3V ±5%, T A = -40 C to +85 o C) Symbol Parameter Conditions Min. Typ. Max. Unit F IN Input Frequency 25 MHz V OUT Output Frequency HCSL terminal 200 LVDS terminal 100 V OH Output High Voltage (1,2) @VDD = 3.3V 660 700 850 mv V OL Output Low Voltage (1,2) -150 0 27 mv V CPA Crossing Point Voltage (1,2) Absolute 250 350 550 mv V CN Crossing Point Voltage(1,2,4) Variation over all edges 140 mv J CC Jitter, Cycle-to-Cycle (1,3) 40 60 ps MHz 6

Notes: Symbol Parameter Conditions Min. Typ. Max. Unit J RMS2.0 PCIe 2.0 RMS Jitter PCI-SIG jitter test method 3.1 ps J RMS3.0 PCIe 3.0 RMS Jitter 1. R L = 50-Ohm with CL = 2 pf and R R 2. Single-ended waveform 3. Differential waveform 4. Measured at the crossing point 5. CLK pins are tri-stated when OE is LOW PLL L-BW @ 2M & 5M 1st H3 PLL L-BW @ 2M & 4M 1st H3 PLL H-BW @ 2M & 5M 1st H3 PLL H-BW @ 2M & 4M 1st H3 2.1 3 ps 2.38 3 ps 0.48 1 ps 0.47 1 ps MF Modulation Frequency Spread Spectrum 30 31.5 33 khz t OR Rise Time (1,2) From 0.175V to 0.525V 175 332 700 ps t OF Fall Time (1,2) From 0.525V to 0.175V 175 344 700 ps T SKEW Skew between outputs At Crossing Point Voltage 50 ps T DUTY-CYCLE Duty Cycle (1,3) 45 55 % T OE Output Enable Time (5) All outputs 10 μs T OT Output Disable Time (5) All outputs 10 μs t STABLE From power-up to VDD=3.3V From Power-up VDD=3.3V 3.0 ms t SPREAD Setting period after spread change Setting period after spread change 3.0 ms Thermal Characteristics Symbol Parameter Conditions Min. Typ. Max. Unit θ JA Thermal Resistance Junction to Ambient Still air 93 C/W θ JB Thermal Resistance Junction to Board 54 C/W θ JC Thermal Resistance Junction to Case 20 C/W Recomended Crystal Specification Pericom recommends: a) GC2500003 XTAL 49S/SMD(4.0 mm), 25M, CL=18pF, +/-30ppm http://www.pericom.com/pdf/datasheets/se/gc_gf.pdf b) FY2500081, SMD 5x3.2(4P), 25M, CL=18pF, +/-30ppm http://www.pericom.com/pdf/datasheets/se/fy_f9.pdf c) FL2500047, SMD 3.2x2.5(4P), 25M, CL=18pF, +/-20ppm http://www.pericom.com/pdf/datasheets/se/fl.pdf 7

Packaging Mechanical: 20-pin TSSOP (L) Note: For latest package info, please check: http://www.pericom.com/support/packaging/packaging-mechanicals-and-thermal-characteristics/ Ordering Information (1-3) Ordering Code Package Code PackageType PI6C557-05BLE L 20-Pin, 173mil Wide (TSSOP) PI6C557-05BLEX L 20-Pin, 173mil Wide (TSSOP), Tape & Reel Note: 1. Thermal characteristics and package top marking information can be found at http://www.pericom.com/packaging/ 2. E = lead-free and green packaging 3. Adding an X suffix = tape/reel 8

IMPORTANT NOTICE DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION). Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages. Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application. Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated. LIFE SUPPORT Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein: A. Life support devices or systems are devices or systems which: 1. are intended to implant into the body, or 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user. B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness. Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems. Copyright 2016, Diodes Incorporated www.diodes.com 9