Logical Design of Digital Systems

Similar documents
Semiconductor Memories: RAMs and ROMs

Microcontroller Systems. ELET 3232 Topic 11: General Memory Interfacing

Lecture 13: Memory and Programmable Logic

Unit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic

EECS 3201: Digital Logic Design Lecture 7. Ihab Amer, PhD, SMIEEE, P.Eng.

Computer Structure. Unit 2: Memory and programmable devices

Memory and Programmable Logic

Grundlagen Microcontroller Memory. Günther Gridling Bettina Weiss

Read and Write Cycles

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422)

ELCT 912: Advanced Embedded Systems

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)

Summer 2003 Lecture 18 07/09/03

Lecture Objectives. Introduction to Computing Chapter 0. Topics. Numbering Systems 04/09/2017

Presentation 4: Programmable Combinational Devices

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

PROGRAMMABLE MODULES SPECIFICATION OF PROGRAMMABLE COMBINATIONAL AND SEQUENTIAL MODULES

Chapter 5 Internal Memory

Computer Organization and Assembly Language (CS-506)

Organization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition

Sense Amplifiers 6 T Cell. M PC is the precharge transistor whose purpose is to force the latch to operate at the unstable point.

Memory classification:- Topics covered:- types,organization and working

William Stallings Computer Organization and Architecture 6th Edition. Chapter 5 Internal Memory

Concept of Memory. The memory of computer is broadly categories into two categories:

Lecture-7 Characteristics of Memory: In the broad sense, a microcomputer memory system can be logically divided into three groups: 1) Processor

Basic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types

Menu. word size # of words byte = 8 bits

Computer Organization. 8th Edition. Chapter 5 Internal Memory

ENGIN 112 Intro to Electrical and Computer Engineering

UMBC. Select. Read. Write. Output/Input-output connection. 1 (Feb. 25, 2002) Four commonly used memories: Address connection ... Dynamic RAM (DRAM)

Very Large Scale Integration (VLSI)

SECTION-A

Design with Microprocessors

P-2 Digital Design & Applications

Internal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.

Module 5a: Introduction To Memory System (MAIN MEMORY)

PROGRAMMABLE LOGIC DEVICES

Allmost all systems contain two main types of memory :

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

Design with Microprocessors

Memory and Programmable Logic

8051 INTERFACING TO EXTERNAL MEMORY

CS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng.

Chapter TEN. Memory and Memory Interfacing

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

Digital Systems. Semiconductor memories. Departamentul de Bazele Electronicii

Memory and Programmable Logic

Sistemas Digitais I LESI - 2º ano

William Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory

(Advanced) Computer Organization & Architechture. Prof. Dr. Hasan Hüseyin BALIK (5 th Week)

Large and Fast: Exploiting Memory Hierarchy

Chapter 6 (Lect 3) Counters Continued. Unused States Ring counter. Implementing with Registers Implementing with Counter and Decoder

! Memory Overview. ! ROM Memories. ! RAM Memory " SRAM " DRAM. ! This is done because we can build. " large, slow memories OR

Programmable Logic Devices UNIT II DIGITAL SYSTEM DESIGN

Memory memories memory

MODULE 12 APPLICATIONS OF MEMORY DEVICES:

TSEA22, DIGITALTEKNIK LECTURE 7

Address connections Data connections Selection connections

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

Memory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University

Memory & Simple I/O Interfacing

Memory Interfacing & decoding. Intel CPU s

COMP2121: Microprocessors and Interfacing. Introduction to Microprocessors

Microprocessors And Microcontrollers (Practical)


Contents. Main Memory Memory access time Memory cycle time. Types of Memory Unit RAM ROM

Memory & Logic Array. Lecture # 23 & 24 By : Ali Mustafa

Introduction. ECE/CS 5780/6780: Embedded System Design. Memory-Mapped I/O. Isolated I/O. Expanded Mode. Multiplexed Address and Data Lines

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

University of Alexandria Faculty of Engineering Division of Communications & Electronics

UNIT-V MEMORY ORGANIZATION

Logic and Computer Design Fundamentals. Chapter 8 Memory Basics

Section 6. Memory Components Chapter 5.7, 5.8 Physical Implementations Chapter 7 Programmable Processors Chapter 8

Computer Systems Organization

UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

RTL Design (2) Memory Components (RAMs & ROMs)

Chapter 6 Selected Design Topics

The pin details are given below: V cc, GND = +5V and Ground A 11 -A 0 = address lines. Fig.2.19 Intel 2716 Read Only Memory

CS 320 February 2, 2018 Ch 5 Memory

UNIT V (PROGRAMMABLE LOGIC DEVICES)

ENGR 303 Introduction to Logic Design Lecture 7. Dr. Chuck Brown Engineering and Computer Information Science Folsom Lake College

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE4220. PROGRAMMABLE LOGIC DEVICES (PLDs)

Memory Expansion. Lecture Embedded Systems

CHAPTER TWELVE - Memory Devices

ECE 341. Lecture # 16

Introduction read-only memory random access memory

Lecture (01) Introducing Embedded Systems and the Microcontrollers By: Dr. Ahmed ElShafee

Read Only Memory ROM

Lecture 11 SRAM Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

Memory Pearson Education, Inc., Hoboken, NJ. All rights reserved.

EE251: Thursday November 15

Interface DAC to a PC. Control Word of MC1480 DAC (or DAC 808) 8255 Design Example. Engineering 4862 Microprocessors

Chapter 4 Main Memory

Introduction to Semiconductor Memory Dr. Lynn Fuller Webpage:

EE 308: Microcontrollers

Chapter 5. Internal Memory. Yonsei University

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

Storage Elements & Sequential Circuits

Integrated Circuits & Systems

Computer Organization

Transcription:

.5.27 Lecture 3 Summer Semester 27 Table of Content. Combinational circuit design 2. Elementary combinatorial circuits for data transmission 3. Memories 3. Semiconductor memory classification s 3.2. General random access architecture 3.2.2 Word-based addressing 3.2.3 Bit-wise addressing 3.3 Random Access Memories (RAMs) 3.3. Static RAMs (SRAM) 3.3.2 Dynamic RAMs (DRAM) 3.4 Read Only Memory (ROM) 3.4.The Mask ROM 4. Programmable logic devices 5. Algorithmic minimization approaches 6. Sequential circuit design 7. Testing digital circuits Summer Semester 27

.5.27 3. Semiconductor memory Classification Summer Semester 27 3.2. General RAM Architecture Basic principle of memory with random access Read Write Row address decoder Address bus Memory array Data bus Column address decoder Summer Semester 27 3

.5.27 3.2. General RAM Architecture Read Write Row address decoder Address bus Memory array Data bus Column address decoder Summer Semester 27 3.2. General RAM Architecture Write Operation 2 3 4 5 6 7 3 2 Summer Semester 27 4

.5.27 3.2. General RAM Architecture Read Operation 2 3 3 4 5 6 7 2 Summer Semester 27 3.2. General RAM Architecture Word Lines 2 3 4 5 6 7 2 3 8 bit lines Summer Semester 27 5

.5.27 3.2.2 Word based addressing Address bus Control bus Data bus Summer Semester 27 3.2.3 Bit-wise addressing 6 Address lines Address Decoder Memory 6 x 32 32 bit lines Summer Semester 27 6

.5.27 3.2.3 Bit-wise addressing Summer Semester 27 3.2.3 Bit-wise addressing 6 Address lines 4 Address Row Decoder 2 Column Decoder 8 data lines Summer Semester 27 7

.5.27 3.2.3 Bit-wise addressing Summer Semester 27 3.3 Random Access Memories Summer Semester 27 8

.5.27 3.3. Static RAM Basic SRAM Cell Summer Semester 27 Source: Hoffmann: Grundlagen Dr. ng. der Stefan Technischen Werner nformatik 3.3. Static RAM Basic SRAM Cell S R Q n Q n+ Functionality Both inputs are, => the state stores Q n The reset tinput tis, X X Characteristic Equation: n+ Q = S + RQ n => the FF is set to. The set input is, => the FF is set to The FF s behaviour can not be predicted Summer Semester 27 Source: Hoffmann: Grundlagen Dr. ng. der Stefan Technischen Werner nformatik 9

.5.27 3.3. Static RAM Basic SRAM Cell S R Q n Q n+ X X Read = => cell out = Characteristic Equation: n+ Q = S + RQ n Write data to cell Read data from cell for an unselected cell out = word line read data in out Q + x x Q Summer Semester 27 Source: Hoffmann: Grundlagen Dr. ng. der Stefan Technischen Werner nformatik 3.3. Static RAM Basic SRAM Cell S R Q n Q n+ X X Characteristic Equation: n+ Q = S + RQ n Read data from cell Actual data is read from cell/ written to the bus word line read data in out Q + x x Q x Q Q Summer Semester 27 Source: Hoffmann: Grundlagen Dr. ng. der Stefan Technischen Werner nformatik

.5.27 3.3. Static RAM Basic SRAM Cell S R Q n Q n+ X X Characteristic Equation: n+ Q = S + RQ n Write data to cell d d d d d d Latch is set to d word line read data in out Q + x x Q x Q Q Summer Semester 27 Source: Hoffmann: Grundlagen Dr. ng. der Stefan Technischen Werner nformatik 3.3. Static RAM Basic SRAM Cell Array Summer Semester 27 Source: Hoffmann: Grundlagen Dr. ng. der Stefan Technischen Werner nformatik

.5.27 3.3. Static RAM SRAM Logic Symbol Summer Semester 27 3.3. Static RAM Read Cycle Summer Semester 27 2

.5.27 3.3. Static RAM Write Cycle Summer Semester 27 3.3.2 Dynamic RAM Basic DRAM Cell Summer Semester 27 3

.5.27 3.3.2 Dynamic RAM Summer Semester 27 Source: Hoffmann: Grundlagen Dr. ng. der Stefan Technischen Werner nformatik 3.3.2 Dynamic RAM Typical DRAM Memory Access Cycle Source: Hoffmann: Grundlagen der Technischen nformatik Summer Semester 27 4

.5.27 3.3.2 Dynamic RAM Source: Hoffmann: Grundlagen der Technischen nformatik Summer Semester 27 3.4 ROM Read-Only Memory (ROM) Mask ROM Programmable ROM (PROM) Erasable PROM (EPROM) Ultraviolet EPROM (UV EPROM) Electrically Erasable PROM (EEPROM) Source: Floyd: Digital Fundamentals Summer Semester 27 5

.5.27 3.4. Mask ROM Basic ROM Cell Source: Floyd: Digital Fundamentals storing a storing a Summer Semester 27 3.4. Mask ROM Basic ROM Cell Source: Floyd: Digital Fundamentals Summer Semester 27 6

.5.27 3.4. Mask ROM nternal ROM organisation Summer Semester 27 Source: Floyd: Digital Fundamentals 3.3.3. Mask ROM ROM Access Time Summer Semester 27 Source: Floyd: Digital Fundamentals 7

.5.27 3.4 ROM 3.4. Mask ROM Example: MaskROM as Binary-> Gray Code Converter Source: Floyd: Digital Fundamentals Summer Semester 27 8