Technical Note. Improving Random Read Performance Using Micron's SNAP READ Operation. Introduction. TN-2993: SNAP READ Operation.

Similar documents
Monitoring Ready/Busy Using the READ STATUS (70h) Command

Maximum Monolithic Density Density Number of Stacks N25Q512Axxx. 512Mb 2 256Mb N25Q00AAxxx 1Gb 4 MT25Qxs01Gxxx. 1Gb 2 512Mb MT25Qxs02Gxxx 2Gb 4

Technical Note NAND Flash Performance Increase with PROGRAM PAGE CACHE MODE Command

Enabled (both during preconditioning and measurement) 4KB for random writes, 2MB for sequential writes

Power-Up, Power-Down, and Brownout Considerations on MT25Q, MT25T, and MT35X NOR Flash Memory

MT29F4G08AAA, MT29F8G08BAA, MT29F8G08DAA, MT29F16G08FAA, MT29F8G08MAA, MT29F16G08QAA,

Technical Note. Reset Configurations for MT25Q, MT25T, and N25Q Flash Memory Devices. Introduction

Technical Note. Maximize SPI Flash Memory Design Flexibility With a Single Package. Introduction

Technical Note. ONFI 4.0 Design Guide. Introduction. TN-29-83: ONFI 4.0 Design Guide. Introduction

Command Register Settings Description Notes

Three Paths to Better Business Decisions

Micron Quad-Level Cell Technology Brings Affordable Solid State Storage to More Applications

Overview. TN-29-08: Hamming Codes for NAND Flash Memory Devices Overview

Innovations in Non-Volatile Memory 3D NAND and its Implications May 2016 Rob Peglar, VP Advanced Storage,

Technical Note. One-Time Programmable (OTP) Operations. Introduction. TN-29-68: 2Gb: x8, x16 NAND Flash Memory. Introduction

Technical Note. Migrating from Micron M25PE to Micron MT25Q 128Mb. Introduction. TN-25-36: Migrating from M25PE to MT25Q 128Mb.

Technical Note. Migrating from Micron M25P to Micron MT25Q 128Mb. Introduction. TN-25-34: Migrating from M25P to MT25Q 128Mb.

Client vs. Enterprise SSDs

Technical Note. SMART Command Feature Set for the eu500. Introduction. TN-FD-35: eu500 eusb SMART Commands. Introduction

NAND Flash Performance Improvement Using Internal Data Move

Technical Note. Migrating from Micron M29W Devices to MT28EW NOR Flash Devices. Introduction. TN-13-50: Migrating M29W to MT28EW NOR Flash Devices

Technical Note. Adding ECC to a Data Bus with DDR4 x16 Components. Introduction. TN-40-41: Adding ECC With DDR4 x16 Components.

Technical Note. Design Considerations when using NOR Flash on PCBs. Introduction and Definitions

User Guide. Storage Executive. Introduction. Storage Executive User Guide. Introduction

Comparing UFS and NVMe Storage Stack and System-Level Performance in Embedded Systems

NVMe SSDs A New Benchmark for OLTP Performance

Selecting a Flash Memory Solution for Embedded Applications

How Good Is Your Memory? An Architect s Look Inside SSDs

Technical Note. Migrating from Cypress's FL-S and FS-S to Micron's MT25Q. Introduction

User Guide. Storage Executive Command Line Interface. Introduction. Storage Executive Command Line Interface User Guide Introduction

Technical Note Designing for High-Density DDR2 Memory

SMART Self-Test Reference for P400e SATA SSDs

Technical Note. Client SATA SSD SMART Attribute Reference. Introduction. TN-FD-22: Client SATA SSD SMART Attribute Reference.

NVMe SSDs Future-proof Apache Cassandra

NAND Flash-based Storage. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University

Innovative Edge Storage Solutions for the Video Surveillance Industry

16:30 18:00, June 20 (Monday), 2011 # (even student IDs) # (odd student IDs) Scope

Migrating from Macronix MX29GL-G/F and MX68GL-G Devices to MT28EW NOR Flash Devices

Migrating from Spansion Am29F to Micron M29F NOR Flash Memories

Over-Provisioning the Micron 1100 SSD for Data Center Applications

Deep Learning Performance and Cost Evaluation

Lightspeed. Solid. Impressive. Nytro 3000 SAS SSD

Samsung PM1725a NVMe SSD

Overprovisioning and the SanDisk X400 SSD

LC1628-L High-Speed USB Flash Disk Controller Preliminary Data Sheet

LSI and HGST accelerate database applications with Enterprise RAID and Solid State Drives

QLC Challenges. QLC SSD s Require Deep FTL Tuning Karl Schuh Micron. Flash Memory Summit 2018 Santa Clara, CA 1

The Benefits of Solid State in Enterprise Storage Systems. David Dale, NetApp

How to Power On and Power Off the M29F Flash Memory Device

Technical Note Using Micron Asynchronous PSRAM with the NXP LPC2292 and LPC2294 Microcontrollers

Oracle Flash Storage System QoS Plus Operation and Best Practices ORACLE WHITE PAPER OCTOBER 2016

Micron and Hortonworks Power Advanced Big Data Solutions

Huge Benefits With All-Flash and vsan 6.5

Technical Note. J3F 32Mb, 64Mb, 256Mb Parallel NOR Flash Memory Software Device Drivers. Introduction. TN-12-50: J3F Software Device Drivers

Technical Note. Refresh Features for Micron e.mmc Automotive 5.1 Devices. Introduction. TN-FC-60: Refresh Features for e.mmc Automotive 5.

Deep Learning Performance and Cost Evaluation

Technical Note. Migrating from S29GL-S Devices to MT28FW NOR Flash Devices. Introduction. TN-13-41: Migrating S29GL-S to MT28FW NOR Flash Devices

Solid State Drives (SSDs) Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University

Technical Notes. Considerations for Choosing SLC versus MLC Flash P/N REV A01. January 27, 2012

Technical Note. Software Driver for M29EW NOR Flash Memory. Introduction. TN-13-12: Software Driver for M29EW NOR Flash Memory.

3D NAND Technology Scaling helps accelerate AI growth

Technical Note. SMART Command Feature Set for the Introduction. TN-FD-34: 5100 SSD SMART Implementation. Introduction

FLASH MEMORY SUMMIT Adoption of Caching & Hybrid Solutions

Best Practices for SSD Performance Measurement

Technical Note. SMART Command Feature Set for the M500DC. Introduction. TN-FD-26: M500DC SSD SMART Implimentation. Introduction

PARAMETER SYMBOL MIN MAX Address Access Time

GLS89SP032G3/064G3/128G3/256G3/512G3/001T3 Industrial Temp 2.5 SATA ArmourDrive PX Series

Technical Note. SMART Command Feature Set for the M510DC. Introduction. TN-FD-33: M510DC SSD SMART Implementation. Introduction

Technical Note. Refresh Features for Micron e.mmc Automotive 5.0 Devices. Introduction. TN-FC-54: Refresh Features for e.mmc Automotive 5.

islc A Cost-Effective Superior-MLC Solution With Similar Performance, Endurance and Reliability to SLC White Paper June 2017

Method to Establish a High Availability and High Performance Storage Array in a Green Environment

Introducing NVDIMM-X: Designed to be the World s Fastest NAND-Based SSD Architecture and a Platform for the Next Generation of New Media SSDs

GLS87BP032G3/064G3/128G3/256G3/512G3/001T3 Industrial Temp SATA M.2 ArmourDrive PX Series

Forging a Future in Memory: New Technologies, New Markets, New Applications. Ed Doller Chief Technology Officer

Intel SSD Data center evolution

stec Host Cache Solution

[537] Flash. Tyler Harter

Khaled Amer Chair, SNIA SSS Performance Subcommittee. Santa Clara, CA USA August

Reduce Latency and Increase Application Performance Up to 44x with Adaptec maxcache 3.0 SSD Read and Write Caching Solutions

INTRODUCTION TO EMC XTREMSF

The Impact of SSD Selection on SQL Server Performance. Solution Brief. Understanding the differences in NVMe and SATA SSD throughput

NAND Flash-based Storage. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University

Samsung Z-SSD SZ985. Ultra-low Latency SSD for Enterprise and Data Centers. Brochure

A Comparative Study of Microsoft Exchange 2010 on Dell PowerEdge R720xd with Exchange 2007 on Dell PowerEdge R510

Technical Note Using CellularRAM to Replace UtRAM

Design Considerations for Using Flash Memory for Caching

Evaluation Report: Improving SQL Server Database Performance with Dot Hill AssuredSAN 4824 Flash Upgrades

Technical Note. Booting from Embedded MMC (e.mmc) Introduction. TN-FC-06: Booting from Embedded MMC. Introduction

Optimizing Quality of Service with SAP HANA on Power Rapid Cold Start

Samsung SSD PM863 and SM863 for Data Centers. Groundbreaking SSDs that raise the bar on satisfying big data demands

Solid State Drive (SSD) Cache:

NAND Flash-based Storage. Computer Systems Laboratory Sungkyunkwan University

Technical Note. Micron N25Q to Micron MT25Q Migration. Introduction. TN-25-01: Micron N25Q to Micron MT25Q Migration. Introduction

Micron part numbers e MMC registers Multilevel cell (MLC) to single-level cell (pslc) setting flow

Micron NVMe in the Open19 Platform: Low-Latency Storage at the Edge.

EMC XTREMCACHE ACCELERATES ORACLE

Samsung V-NAND SSD 970 EVO Plus

NAND Flash Memory. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University

Red Hat Ceph Storage and Samsung NVMe SSDs for intensive workloads

QLE10000 Series Adapter Provides Application Benefits Through I/O Caching

Transcription:

Introduction Technical Note Improving Random Read Performance Using Micron's SNAP READ Operation Introduction NAND flash devices are designed for applications that require nonvolatile, high-density, fast reads. These advantages make NAND flash attractive as the storage element in solid state drives (SSDs). SSDs offer many advantages over traditional hard disk drives (HDDS). One of these advantages is random read performance. Random read performance measures the ability of a drive to read data that is scattered (where the data being read is not located in the same sequential memory locations). Reading data across random memory locations is time-consuming and limits the amount of data available for readout at a given time. Random read performance is directly related to NAND read access time, which is the time delay (latency) between the request for data and when it becomes available. Latency is a very important parameter for read-intensive applications because these applications rely on data being available at the shortest time. The quicker the data is available, the better the system performance, or quality of service (QOS). Micron has been constantly improving read access time to provide better performance. Micron s first generation 3D NAND introduced an additional read operation designed for better performance for random read operations: SNAP READ. SNAP READ provides a faster read operation than PAGE READ to further improve NAND flash device output performance. This new operation provides flexibility for systems that have random read operations and use random read-intensive applications. This technical note highlights the performance advantages of Micron's SNAP READ operation as compared to full PAGE READ for random read operations and discusses how systems can benefit from using SNAP READ. 1 Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by Micron without notice. Products are only warranted by Micron to meet Micron's production data sheet specifications. All information discussed herein is provided on an "as is" basis, without warranties of any kind.

Device-Level Random Read Performance TN-2993: SNAP READ Operation Device-Level Random Read Performance An increasing number of applications are relying heavily on a device's read performance. These applications typically are read-intensive and require high performance during read operations. Latency requirements are also critical as more applications become time-sensitive and require data be available for readout with minimum delay. NAND-based systems are increasingly being used in mobile, security and artificial intelligence applications which require fast access to data so that the data can be served quickly, understood more completely, and acted on sooner. Because of the performance sensitivity of these applications, many systems are switching to smaller workloads, primarily 4KB to 8KB. These are the applications that can take advantage of the performance improvement of SNAP READ. Micron NAND flash devices have two read operations available for these applications: PAGE READ and SNAP READ. Both operations have superior performance when compared to traditional HDDs, especially during random read operations. These two read operations have different target purposes in terms of random read performance: PAGE READ is designed for larger workloads (> 8KB), while SNAP READ is designed for smaller workloads (<=8KB). While PAGE READ can provide data for the entire page length of a NAND device, SNAP READ is limited to 8KB of data access at a time. The benefit of targeting a smaller workload is faster read time, which is why SNAP READ is a better fit for applications using small workloads that require better random read performance. The image below shows a comparison between PAGE READ and SNAP READ performance using the same workload from a NAND device standpoint. This comparison shows that with a system using either a 4KB or 8KB workload, SNAP READ offers better performance. As shown, SNAP READ has consistently better performance than PAGE READ across the different device configurations an average improvement of 30% is seen for SNAP READ in TLC operations. Figure 1: PAGE READ vs. SNAP READ Performance on a NAND Device 2

Device-Level Random Read Performance An 8KB configuration offers better performance than 4KB because on a single read operation, 8KB data is available for readout compared with 4KB. The SLC SNAP READ performance improvement is greater than TLC, which translates to a better performance for SLC SNAP READ operations versus SLC PAGE READ operations. The performance gap between SNAP READ and PAGE READ improves as the speed increases. With interface speed increase, a device's read access time becomes more significant in system performance, where any improvement in read access time translates directly to the system performance. The image below shows the relative performance of PAGE READ and SNAP READ across different interface speeds. For this comparison, a TLC 8KB workload configuration was used. As the interface speed increases, the performance of SNAP READ improves relative to PAGE READ. As more applications are gearing towards faster interfaces, the performance of SNAP READ operations increases over that of PAGE READ operations. Figure 2: PAGE READ vs. SNAP READ Performance Across Different Interface Speeds System-Level Random Read IOPS Performance Systems that use SNAP READ instead of PAGE READ see improved performance in random read when using small workloads. The following image shows a random read performance comparison between SNAP READ and PAGE READ on both SLC and TLC configurations in a 4KB read workload SSD application. SNAP READ consistently performs better than PAGE READ in this setup, where SNAP READ has >30% better performance on the different system configurations. 3

Summary Figure 3: Random Read Performance Comparison: PAGE READ vs. SNAP READ Figure 3 Legend: 256GB: 4 LUNs; 512GB: 8 LUNs; 1TB: 16 LUNs; 2TB: 32 LUNs The system-level data shows that utilizing SNAP READ operation versus PAGE READ for 4KB read workloads in the SSD application translates to a system performance increase. Systems using small workloads of 4KB or 8KB will see performance improvements by using SNAP READ. Many systems that use higher densities through better parallelism can take advantage of SNAP READ to improve the read latency and use the time saved for data recognition and analysis. Summary Micron NAND flash memory devices designed for use in SSDs offer distinct performance advantages over traditional HDDs, particularly in random read performance. This is an inherent advantage of NAND flash memory. As more applications become increasingly time sensitive, requiring data be available with minimum delay, Micron continues to improve our NAND flash memory to meet these demands. The introduction of SNAP READ on Micron s 3D NAND devices is an example providing high performance for small workload operations. With this new operation, Micron flash memory devices now offer two operations ideal for random read applications: PAGE READ and SNAP READ. While PAGE READ is ideal for >8KB workloads, SNAP READ offers better performance for <8KB workloads, making SNAP READ ideal for applications that use intensive small random read operations. 4

Revision History Revision History Rev. A 12/18 Initial release 8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. 5