Review. Lecture #7 MIPS Decisions So Far...

Similar documents
CS61C : Machine Structures

CS61C Machine Structures. Lecture 10 - MIPS Branch Instructions II. 2/8/2006 John Wawrzynek. (

UCB CS61C : Machine Structures

UCB CS61C : Machine Structures

CS61C : Machine Structures

Inequalities in MIPS (2/4) Inequalities in MIPS (1/4) Inequalities in MIPS (4/4) Inequalities in MIPS (3/4) UCB CS61C : Machine Structures

UCB CS61C : Machine Structures

CS61C : Machine Structures

Outline. Homework. Assembly Language. Instructions. Instruction Set Architectures. Csci 136 Computer Architecture II MIPS Instruction Set Architecture

CS 61C: Great Ideas in Computer Architecture Introduction to Assembly Language and MIPS Instruction Set Architecture

Numbers: positional notation. CS61C Machine Structures. Faux Midterm Review Jaein Jeong Cheng Tien Ee. www-inst.eecs.berkeley.

CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro. Machine Interpreta4on

CS 61C: Great Ideas in Computer Architecture. Lecture 5: Intro to Assembly Language, MIPS Intro. Instructor: Sagar Karandikar

UCB CS61C : Machine Structures

CS61C Constants and Making Decisions in C/Assembly Language. Lecture 3. January 27, 1999 Dave Patterson (http.cs.berkeley.

Reduced Instruction Set Computer (RISC)

CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro

CS 110 Computer Architecture Lecture 6: More MIPS, MIPS Functions

CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro

Reduced Instruction Set Computer (RISC)

Review. Lecture #9 MIPS Logical & Shift Ops, and Instruction Representation I Logical Operators (1/3) Bitwise Operations

CS61C : Machine Structures

CS61C Machine Structures. Lecture 12 - MIPS Procedures II & Logical Ops. 2/13/2006 John Wawrzynek. www-inst.eecs.berkeley.

CMPE324 Computer Architecture Lecture 2

COMP MIPS instructions 2 Feb. 8, f = g + h i;

CS 61c: Great Ideas in Computer Architecture

MIPS Instruction Reference

CS 110 Computer Architecture Lecture 5: Intro to Assembly Language, MIPS Intro

Lecture #6 Intro MIPS; Load & Store

ECE232: Hardware Organization and Design. Computer Organization - Previously covered

I-Format Instructions (3/4) Define fields of the following number of bits each: = 32 bits

CS61C : Machine Structures

Brought to you by CalLUG (UC Berkeley GNU/Linux User Group). Tuesday, September 20, 6-8 PM in 100 GPB.

Lecture #6 Intro MIPS; Load & Store Assembly Variables: Registers (1/4) Review. Unlike HLL like C or Java, assembly cannot use variables

CS61C : Machine Structures

CISC 662 Graduate Computer Architecture. Lecture 4 - ISA MIPS ISA. In a CPU. (vonneumann) Processor Organization

EEM 486: Computer Architecture. Lecture 2. MIPS Instruction Set Architecture

F. Appendix 6 MIPS Instruction Reference

Chapter 2. Instructions:

Levels of Programming. Registers

ENCM 369 Winter 2013: Reference Material for Midterm #2 page 1 of 5

ECE 2035 Programming HW/SW Systems Fall problems, 6 pages Exam One 22 September Your Name (please print clearly) Signed.

CS61C : Machine Structures

CISC 662 Graduate Computer Architecture. Lecture 4 - ISA

CS 430 Computer Architecture. C/Assembler Arithmetic and Memory Access William J. Taffe. David Patterson

Q1: /30 Q2: /25 Q3: /45. Total: /100

ECE 2035 Programming HW/SW Systems Spring problems, 6 pages Exam One 4 February Your Name (please print clearly)

CS 61C: Great Ideas in Computer Architecture. MIPS Instruction Formats

CS61C L10 MIPS Instruction Representation II, Floating Point I (6)

Review 1/2 MIPS assembly language instructions mapped to numbers in 3 formats. CS61C Negative Numbers and Logical Operations R I J.

CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro

CS 61c: Great Ideas in Computer Architecture

ECE 2035 Programming HW/SW Systems Fall problems, 7 pages Exam Two 23 October 2013

CS61C - Machine Structures. Lecture 6 - Instruction Representation. September 15, 2000 David Patterson.

CS61C : Machine Structures

Review 1/2 Big idea in CS&E; compilation to translate from one level of abstraction to lower level

MIPS Memory Access Instructions

Assembly Programming

Lecture 6 Decision + Shift + I/O

Computer Architecture Instruction Set Architecture part 2. Mehran Rezaei

Overview. Introduction to the MIPS ISA. MIPS ISA Overview. Overview (2)

EE108B Lecture 2 MIPS Assembly Language I. Christos Kozyrakis Stanford University

University of California at Santa Barbara. ECE 154A Introduction to Computer Architecture. Quiz #1. October 30 th, Name (Last, First)

101 Assembly. ENGR 3410 Computer Architecture Mark L. Chang Fall 2009

Instructions: MIPS ISA. Chapter 2 Instructions: Language of the Computer 1

Week 10: Assembly Programming

CS 61C: Great Ideas in Computer Architecture. More MIPS, MIPS Functions

COMPSCI 313 S Computer Organization. 7 MIPS Instruction Set

EE108B Lecture 3. MIPS Assembly Language II

Instruction Set Architecture part 1 (Introduction) Mehran Rezaei

Agenda. Strings: C vs. Java. Loading, Storing bytes. Support for Characters and Strings 6/29/2011

Mips Code Examples Peter Rounce

ECE 2035 Programming HW/SW Systems Spring problems, 6 pages Exam Two 11 March Your Name (please print) total

CS3350B Computer Architecture MIPS Instruction Representation

Chapter 2. Computer Abstractions and Technology. Lesson 4: MIPS (cont )

MACHINE LANGUAGE. To work with the machine, we need a translator.

CS61C : Machine Structures

Question 0. Do not turn this page until you have received the signal to start. (Please fill out the identification section above) Good Luck!

CS61C : Machine Structures

Control Instructions. Computer Organization Architectures for Embedded Computing. Thursday, 26 September Summary

Control Instructions

The MIPS Instruction Set Architecture

Computer Architecture. MIPS Instruction Set Architecture

ECE 2035 Programming HW/SW Systems Fall problems, 6 pages Exam Two 23 October Your Name (please print clearly) Signed.

Introduction to the MIPS. Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University

CS 61C: Great Ideas in Computer Architecture More MIPS, MIPS Functions

ECE 2035 Programming HW/SW Systems Fall problems, 6 pages Exam One 19 September 2012

MIPS PROJECT INSTRUCTION SET and FORMAT

ECE 331 Hardware Organization and Design. Professor Jay Taneja UMass ECE - Discussion 3 2/8/2018

CS 61c: Great Ideas in Computer Architecture

We will study the MIPS assembly language as an exemplar of the concept.

Arithmetic for Computers

Computer Organization & Design

Programming the processor

CS61C : Machine Structures

Computer Organization and Structure. Bing-Yu Chen National Taiwan University

CENG3420 Lecture 03 Review

UCB CS61C : Machine Structures

Slide Set 5. for ENCM 369 Winter 2014 Lecture Section 01. Steve Norman, PhD, PEng

Computer Architecture

Transcription:

CS61C L7 MIPS Decisions (1) inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #7 MIPS Decisions 2005-09-21 There is one handout today at the front and back of the room! Lecturer PSOE, new dad Dan Garcia www.cs.berkeley.edu/~ddgarcia IBM engineer Teacher?! In a move bound to gain great PR & also hopefully deal with the paucity of talented math & science teachers, IBM has launched a program to pay to train their engineers to become teachers! Yay! www.nytimes.com/2005/09/17/education/17school.html Review In MIPS Assembly Language: Registers replace C variables One Instruction (simple operation) per line Simpler is better, smaller is faster Memory is byte-addressable, but lw and sw access one word at a time. A pointer (used by lw and sw) is just a memory address, so we can add to it or subtract from it (using offset). New Instructions: add, addi, sub, lw, sw New Registers: C Variables: $s0 - $s7 Temporary Variables: $t0 - $t9 Zero: $zero CS61C L7 MIPS Decisions (2) So Far... All instructions so far only manipulate data we ve built a calculator. In order to build a computer, we need ability to make decisions C (and MIPS) provide labels to support goto jumps to places in code. C: Horrible style; MIPS: Necessary! Heads up: pull out some papers and pens, you ll do an in-class exercise! C Decisions: if Statements 2 kinds of if statements in C if (condition) clause if (condition) clause1 else clause2 Rearrange 2nd if into following: if (condition) goto L1; clause2; goto L2; L1: clause1; L2: Not as elegant as if-else, but same meaning CS61C L7 MIPS Decisions (3) CS61C L7 MIPS Decisions (4) MIPS Decision Instructions Decision instruction in MIPS: beq register1, register2, L1 beq is Branch if (registers are) equal Same meaning as (using C): if (register1==register2) goto L1 Complementary MIPS decision instruction bne register1, register2, L1 bne is Branch if (registers are) not equal Same meaning as (using C): if (register1!=register2) goto L1 Called conditional branches CS61C L7 MIPS Decisions (5) MIPS Goto Instruction In addition to conditional branches, MIPS has an unconditional branch: j CS61C L7 MIPS Decisions (6) label Called a Jump Instruction: jump (or branch) directly to the given label without needing to satisfy any condition Same meaning as (using C): goto label Technically, it s the same as: beq $0,$0,label since it always satisfies the condition.

CS61C L7 MIPS Decisions (7) Compiling C if into MIPS (1/2) Compile by hand if () ;? Compiling C if into MIPS (2/2) Compile by hand if () ;? f: $s0 g: $s1 h: $s2 i: $s3 j: $s4 Final compiled MIPS code: beq $s3,$s4,true # branch i==j sub $s0,$s1,$s2 # j Fin # goto Fin True: add $s0,$s1,$s2 # Fin: Note: Compiler automatically creates labels to handle decisions (branches). Generally not found in HLL code. CS61C L7 MIPS Decisions (8) Compiling C if into MIPS (1/2) Compile by hand if () ;? Compiling C if into MIPS (2/2) Compile by hand if () ;? f: $s0 g: $s1 h: $s2 i: $s3 j: $s4 Final compiled MIPS code: beq $s3,$s4,true # branch i==j sub $s0,$s1,$s2 # j Fin # goto Fin True: add $s0,$s1,$s2 # Fin: Note: Compiler automatically creates labels to handle decisions (branches). Generally not found in HLL code. CS61C L7 MIPS Decisions (9) CS61C L7 MIPS Decisions (10) Overflow in Arithmetic (1/2) Reminder: Overflow occurs when there is a mistake in arithmetic due to the limited precision in computers. Example (4-bit unsigned numbers): +15 1111 +3 0011 +18 10010 But we don t have room for 5-bit solution, so the solution would be 0010, which is +2, and wrong. Overflow in Arithmetic (2/2) Some languages detect overflow (Ada), some don t (C) MIPS solution is 2 kinds of arithmetic instructions to recognize 2 choices: add (add), add immediate (addi) and subtract (sub) cause overflow to be detected add unsigned (addu), add immediate unsigned (addiu) and subtract unsigned (subu) do not cause overflow detection Compiler selects appropriate arithmetic MIPS C compilers produce addu, addiu, subu CS61C L7 MIPS Decisions (11) CS61C L7 MIPS Decisions (12)

CS61C L7 MIPS Decisions (13) Two Logic Instructions 2 lectures ago we saw add, addi, sub Here are 2 more new instructions Shift Left: sll $s1,$s2,2 #s1=s2<<2 Store in $s1 the value from $s2 shifted 2 bits to the left, inserting 0 s on right; << in C Before: 0000 0002 hex 0000 0000 0000 0000 0000 0000 0000 0010 two After: 0000 0008 hex 0000 0000 0000 0000 0000 0000 0000 1000 two What arithmetic effect does shift left have? Shift Right: srl is opposite shift; >> Loops in C/Assembly (1/3) Simple loop in C; A[] is an array of ints do { g = g + A[i]; } while (i!= h); Rewrite this as: Loop: g = g + A[i]; if (i!= h) goto Loop; g, h, i, j, base of A $s1, $s2, $s3, $s4, $s5 CS61C L7 MIPS Decisions (14) Loops in C/Assembly (2/3) Final compiled MIPS code: Loop: sll $t1,$s3,2 #$t1= 4*i add $t1,$t1,$s5 #$t1=addr A lw $t1,0($t1) #$t1=a[i] add $s1,$s1,$t1 #g=g+a[i] add $s3,$s3,$s4 #i=i+j bne $s3,$s2,loop# goto Loop # if i!=h Original code: Loop: g = g + A[i]; if (i!= h) goto Loop; Loops in C/Assembly (3/3) There are three types of loops in C: while do while for Each can be rewritten as either of the other two, so the method used in the previous example can be applied to while and for loops as well. Key Concept: Though there are multiple ways of writing a loop in MIPS, the key to decision making is conditional branch CS61C L7 MIPS Decisions (15) CS61C L7 MIPS Decisions (16) Peer Instruction Administrivia We want to translate *x = *y into MIPS (x, y ptrs stored in: $s0 $s1) A: add $s0, $s1, zero B: add $s1, $s0, zero C: lw $s0, 0($s1) D: lw $s1, 0($s0) E: lw $t0, 0($s1) F: sw $t0, 0($s0) G: lw $s0, 0($t0) H: sw $s1, 0($t0) CS61C L7 MIPS Decisions (17) 1: A 2: B 3: C 4: D 5: E F 6: E G 7: F E 8: F H 9: H G 0: G H Project 1 due Friday @ 23:59 We have a midterm & review time & date Review: Sun 2005-10-16 @ 2pm in 10 Evans Midterm: Mon 2005-10-17, 5:30-8:30pm here! DSP or Conflicts? Email Jeremy TAs, anything else? CS61C L7 MIPS Decisions (18)

CS61C L7 MIPS Decisions (19) Inequalities in MIPS (1/3) Until now, we ve only tested equalities (== and!= in C). General programs need to test < and > as well. Create a MIPS Inequality Instruction: Set on Less Than Syntax: slt reg1,reg2,reg3 Meaning: reg1 = (reg2 < reg3); if (reg2 < reg3) reg1 = 1; Same thing else reg1 = 0; In computereeze, set means set to 1, reset means set to 0. Inequalities in MIPS (2/3) How do we use this? Compile by hand: if (g < h) goto Less; #g:$s0, h:$s1 Answer: compiled MIPS code slt $t0,$s0,$s1 # $t0 = 1 if g<h bne $t0,$0,less # goto Less # if $t0!=0 # (if (g<h)) Less: Branch if $t0!= 0 (g < h) Register $0 always contains the value 0, so bne and beq often use it for comparison after an slt instruction. A slt bne pair means if( < )goto CS61C L7 MIPS Decisions (20) Inequalities in MIPS (3/3) Now, we can implement <, but how do we implement >, and? We could add 3 more instructions, but: MIPS goal: Simpler is Better Can we implement in one or more instructions using just slt and the branches? What about >? What about? CS61C L7 MIPS Decisions (21) C M I P S Immediates in Inequalities There is also an immediate version of slt to test against constants: slti Helpful in for loops if (g >= 1) goto Loop Loop:... slti $t0,$s0,1 # $t0 = 1 if # $s0<1 (g<1) beq $t0,$0,loop # goto Loop # if $t0==0 # (if (g>=1)) An slt beq pair means if( )goto CS61C L7 MIPS Decisions (22) What about unsigned numbers? Also unsigned inequality instructions: sltu, sltiu which sets result to 1 or 0 depending on unsigned comparisons What is value of $t0, $t1? ($s0 = FFFF FFFA hex, $s1 = 0000 FFFA hex ) slt $t0, $s0, $s1 sltu $t1, $s0, $s1 MIPS Signed vs. Unsigned diff meanings! MIPS Signed v. Unsigned is an overloaded term Do/Don't sign extend (lb, lbu) Don't overflow (addu, addiu, subu, multu, divu) Do signed/unsigned compare (slt, slti/sltu, sltiu) CS61C L7 MIPS Decisions (23) CS61C L7 MIPS Decisions (24)

CS61C L7 MIPS Decisions (25) Example: The C Switch Statement (1/3) Choose among four alternatives depending on whether k has the value 0, 1, 2 or 3. Compile this C code: switch (k) { case 0: f=i+j; break; /* k=0 */ case 1: ; break; /* k=1 */ case 2: f=g h; break; /* k=2 */ case 3: f=i j; break; /* k=3 */ } Example: The C Switch Statement (2/3) This is complicated, so simplify. Rewrite it as a chain of if-else statements, which we already know how to compile: if(k==0) f=i+j; else if(k==1) ; else if(k==2) f=g h; else if(k==3) f=i j; f:$s0, g:$s1, h:$s2, i:$s3, j:$s4, k:$s5 CS61C L7 MIPS Decisions (26) Example: The C Switch Statement (3/3) Final compiled MIPS code: bne $s5,$0,l1 # branch k!=0 add $s0,$s3,$s4 #k==0 so f=i+j j # end of case so L1: addi $t0,$s5,-1 # $t0=k-1 bne $t0,$0,l2 # branch k!=1 add $s0,$s1,$s2 #k==1 so j # end of case so L2: addi $t0,$s5,-2 # $t0=k-2 bne $t0,$0,l3 # branch k!=2 sub $s0,$s1,$s2 #k==2 so j # end of case so L3: addi $t0,$s5,-3 # $t0=k-3 bne $t0,$0, # branch k!=3 sub $s0,$s3,$s4 #k==3 so f=i-j : CS61C L7 MIPS Decisions (27) Peer Instruction Loop:addi $s0,$s0,-1 # i = i - 1 slti $t0,$s1,2 # $t0 = (j < 2) beq $t0,$0,loop # goto Loop if $t0 == 0 slt $t0,$s1,$s0 # $t0 = (j < i) bne $t0,$0,loop # goto Loop if $t0!= 0 ($s0=i, $s1=j) What C code properly fills in the blank in loop below? do {i--;} while( ); CS61C L7 MIPS Decisions (28) 1: < && 2: && < 3: < && 4: && 5: > && 6: < 7: < 8: < 9: 0: j > 2 j < i And in Conclusion A Decision allows us to decide what to execute at run-time rather than compile-time. C Decisions are made using conditional statements within if, while, do while, for. MIPS Decision making instructions are the conditional branches: beq and bne. In order to help the conditional branches make decisions concerning inequalities, we introduce a single instruction: Set on Less Than called slt, slti, sltu, sltiu Unsigned add/sub don t cause overflow New MIPS Instructions: beq, bne, j, sll, srl slt, slti, sltu, sltiu addu, addiu, subu CS61C L7 MIPS Decisions (29)