A microcomputer system for mass spectrometer control and data acquisition

Similar documents
Question Bank Microprocessor and Microcontroller

UNIT V MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS. 3.Give any two differences between microprocessor and micro controller.

Microprocessors/Microcontrollers

Control Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly.

Lecture 2 Microcomputer Organization: Fig.1.1 Basic Components of Microcomputer

EEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 4 The 8051 Architecture

8051 Microcontroller Interrupts

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY

Microcomputer Architecture and Programming

The Itanium Bit Microprocessor Report

Lecture-15 W-Z: Increment-Decrement Address Latch:

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text

LABORATORY USE OF A MICROCOMPUTER (Last Revision: August 27, 2000)

Introduction to general architectures of 8 and 16 bit micro-processor and micro-controllers

These three counters can be programmed for either binary or BCD count.

Lecture-55 System Interface:

UNIT - II PERIPHERAL INTERFACING WITH 8085

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS

The CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram:

8051 MICROCONTROLLER

Topics. Interfacing chips

i ntel lee 8 Features 5 pecifications

Infineon C167CR microcontroller, 256 kb external. RAM and 256 kb external (Flash) EEPROM. - Small single-board computer (SBC) with an

Ali Karimpour Associate Professor Ferdowsi University of Mashhad

QUESTION BANK. EE 6502 / Microprocessor and Microcontroller. Unit I Processor. PART-A (2-Marks)

THE MICROCOMPUTER SYSTEM CHAPTER - 2

EXPERIMENT NO. 1 THE MKT 8085 MICROPROCESSOR TRAINER

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.

BHARATHIDASAN ENGINEERING COLLEGE. III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013)

History and Basic Processor Architecture


AE66/AC66/AT66/ AE108/AC108/AT108 MICROPROCESSORS & MICROCONTROLLERS

Syllabus for Bachelor of Technology. Computer Engineering. Subject Code: 01CE0501. Subject Name: Microprocessor Fundamentals & Programming

Architecture of 8085 microprocessor

FIFTH SEMESTER DIPLOMA EXAMINATION IN ENGINEERING/ TECHNOLOGY-MARCH 2014 EMBEDDED SYSTEMS (Common for CT,CM) [Time: 3 hours] (Maximum marks : 100)

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

SANKALCHAND PATEL COLLEGE OF ENGINEERING, VISNAGAR. ELECTRONICS & COMMUNICATION DEPARTMENT Question Bank- 1

Unit II Basic Computer Organization


8051 Overview and Instruction Set

MicroProcessor. MicroProcessor. MicroProcessor. MicroProcessor

MICROCONTROLLER AND PLC LAB-436 SEMESTER-5

E3940 Microprocessor Systems Laboratory. Introduction to the Z80

Digital IP Cell 8-bit Microcontroller PE80

Embedded Systems Lab Lab 1 Introduction to Microcontrollers Eng. Dalia A. Awad

SECURE DIGITAL ACCESS SYSTEM USING IBUTTON

1. Internal Architecture of 8085 Microprocessor

PERIPHERAL INTERFACING Rev. 1.0

8085 Microprocessor Architecture and Memory Interfacing. Microprocessor and Microcontroller Interfacing

Three criteria in Choosing a Microcontroller

EECE 340 Introduction to Microprocessors w/lab Section A. Term Project Parking Visitor Counter

User. Application program. Interfaces. Operating system. Hardware

Ali Karimpour Associate Professor Ferdowsi University of Mashhad

1. What is Microprocessor? Give the power supply & clock frequency of 8085?

PART - B (Answer all five units, 5 X 10 = 50 Marks)

Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices,

Description of the Simulator

Microcontrollers. Microcontroller

8051 Microcontroller

Basics of Microprocessor

V8-uRISC 8-bit RISC Microprocessor AllianceCORE Facts Core Specifics VAutomation, Inc. Supported Devices/Resources Remaining I/O CLBs

Chapter 4. MARIE: An Introduction to a Simple Computer. Chapter 4 Objectives. 4.1 Introduction. 4.2 CPU Basics

Moodle WILLINGDON COLLEGE SANGLI (B. SC.-II) Digital Electronics

8051 Peripherals. On-Chip Memory Timers Serial Port Interrupts. Computer Engineering Timers

CHAPTER TWELVE - Memory Devices

UNIVERSITY OF HONG KONG DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING. Principles of Computer Operation

DEPARTMENT OF ECE QUESTION BANK SUBJECT: MICROPROCESSOR AND MICROCONTROLLER UNIT-1 PART-A (2 MARKS)

Module 3. Embedded Systems I/O. Version 2 EE IIT, Kharagpur 1

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I

UNIVERSITY OF HONG KONG DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

Logic Design With Soft Modules

Chapter 1: Basics of Microprocessor [08 M]

machine cycle, the CPU: (a) Fetches an instruction, (b) Decodes the instruction, (c) Executes the instruction, and (d) Stores the result.

Instruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU

In this tutorial, we will discuss the architecture, pin diagram and other key concepts of microprocessors.

Introduction to Microprocessor

Four Categories Of 8085 Instructions That >>>CLICK HERE<<<

QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS

3.1 Description of Microprocessor. 3.2 History of Microprocessor


MACHINE CONTROL INSTRUCTIONS: 1. EI

FE Review Computer Terms

commodore semiconductor group NMOS 950 Rittenhouse Rd., Norristown, PA Tel.: 215/ TWX: 510/ (MEMORY, I/O, TIMER ARRAY)

Chapter 4 Main Memory

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks)

A 3-SPEED STEPPER MOTOR

Chapter 3 : Control Unit

MICROPROGRAMMED CONTROL

MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Features of 8051:

The pin details are given below: V cc, GND = +5V and Ground A 11 -A 0 = address lines. Fig.2.19 Intel 2716 Read Only Memory

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

Module 4. Programmable Logic Control Systems. Version 2 EE IIT, Kharagpur 1

Computer Architecture

Overview of Microcontroller and Embedded Systems

TOPIC: Digital System Design (ENEL453) Q.1 (parts a-c on following pages) Reset. Clock SREG1 SI SEN LSB RST CLK. Serial Adder. Sum.

8051 microcontrollers

Blog -

Microcontrollers. Principles and Applications. Ajit Pal +5 V 2K 8. 8 bit dip switch. P2 8 Reset switch Microcontroller AT89S52 100E +5 V. 2.

b. List different system buses of 8085 microprocessor and give function of each bus. (8) Answer:

Transcription:

Proc. Indian Acad. Sci. (Chem. Sci.), Vol. 93, No. 2, March 1984, plx 189-193. 9 Printed in India. A microcomputer system for mass spectrometer control and data acquisition P G OZA, H S MAZUMDAR, A K CHOUDHARY and K GOPALAN* Physical Research Laboratory, Ahmedabad 380009, India MS received 11 July 1983 Abstract. A microcomputer system has been designed for semi-automatic operation of a solid source mass spectrometer used for geochronological studies. It sequentially steps the magnetic field through pre-selected values, reads the digitized ion currents for a given time and temporarily stores the data which can be transferred to a paper tape or directly to a desk top calculator for further analysis. The unit is relatively inexpensive, made of readily available components and can be adapted to many laboratory automation tasks. Keywords. Mass spectrometer; data acquisition; microprocessor. 1. Introduction A microprocessor based unit has been designed to control the magnetic field of a mass spectrometer for sequential peak jumping and to digitally store peak heights and baseline data for subsequent processing with an off-line computer. Besides being simple and relatively inexpensive it enables a single minicomputer to service many mass spectrometers. A similar unit using YrL-MSI logic was described by Dick (1975). The microprocessor used in the present design reduces the hardware complexities of a yrl-based circuit, and in addition provides for temporary data storage and if required, some simple data manipulation. Though designed for a semi-automatic operation of a solid source mass spectrometer for geochronological studies, it can be readily adapted or modified for many laboratory automation tasks. 2. Description of the system The unit can step the magnetic field of a mass spectrometer sequentially through a maximum of 250 pre-selected values corresponding to peak and baseline positions. Since the isotopic analysis of most of the elements for geochronological studies requires not more than a dozen field values, the total number of channels can be grouped into independent blocks each storing the field patterns corresponding to commonly used mass spectra. It outputs a 16 bit binary word equivalent to 4 digit number in 1248 BeD format for each field value to the electromagnet supply via a high precision D/A converter. The output of the D/A converter in conjunction with base reference voltage selectable in the magnet supply serves to control the magnetic field either in the current mode or field mode using a Hall probe. Each field value is held at the parallel I/O ports, * To whom all correspondence should be addressed. 189

190 P G Oza et al under software control, for a preset 'delay time' selectable between 0" 1 to 9.9 sec to allow the magnetic field to settle at the new value and thereafter, for a preset 'read time' also adjustable from 0.1 sec to 9.9 sec in steps of 0.1 sec to integrate the output of a voltage to frequency (V/F) converter corresponding to the ion current at the selected mass position. It can accumulate a maximum of 400 such data words (with the present memory capacity) with 7-digit precision, execute a chosen number of cyclic scans (up to 99) and at the end, transfer the stored peak height and baseline data in block format either to a teletype or directly to a desk top calculator through an IEEE 488 interface. A bank of 4 BCD thumbwheel switches in conjunction with a set of push-button switches enable front panel entry of the foregoing parameter for a given experiment (figure 2). A bank of 13 pairs of seven-segment LEO'S on the front panel display the pre-selected parameters and, in addition, the number of cyclic scans completed, the four-digit incremental field currently being supplied, to the magnet supply and the integrated V/F output except for the least significant digit, when the unit is in the RU~ mode. 3. Hardware description The system shown schematically in figure 1 consists of an Intel 8080 microprocessor with 2 kbytes RAM and 2 kbytes PROM. The other important hardware components are two Intel 8255 chips, one 8251 and one 8253, the choice being mainly to alleviate software complexity. Out of the total of six individually programmable 8 bit parallel I/O ports in the two 8255's, two ports (PAo-7, PBo-7) are used to supply the 4-digit field value in 1248 BCD format to the magnet control unit via a D/A converter. Two other parallel I/O ports (PC 1-7, PBo-7) are used for the 15 bit IEEE 488 interface with one bit from one of these ports (PCo) serving to open the gate for the two cascaded counters (Inte18253) of 16 bit each for the preset 'read time'. Another I/O port (PAo-7) drives the cathodes of 13 pairs of LED display through a chain of decoders (2 x 7447) and display driver circuit. The last I/O port is divided into two parts of four lines each, one part (PC4.7) being programmed in the input mode and connected to the horizontal rows of the thumbwheel and push-button switches. The other part (PCo-3) is programmed in the output mode and connected to a 4 to 16-line linear decoder (74154). Thirteen of the 16 decoded outputs drive the common anodes of the 13 LED pairs through an inverter chain (7404 x 3) and display driver circuit. Eight, out of the 13 lines, are common to these vertical columns of the push-button and thumbwheel switch array. Intel 8251 WART serves as a serial I/O port with 110 baud rate to communicate with the teletype ASR 33. This teletype was initially used in software development and later for data print out and loading any auxiliary programme separate from the permanent resident programme either by key entry or through paper tape. Two of the three individually programmable 16-bit counters in Intel 8253 have been cascaded to count the V/F converter output pulse train during the 'read time'. The third counter is programmed to divide the 4~2 clock signal at 2.04 MHz from the cpu clock generator (8224) to derive a signal at 1 msec interval to serve both as an external interrupt for the processor and as a clock signal for generating the preset delay time and read time. The oscillator signal at 18.432 MHz from 8224 clock generator is scaled down to 7.04kHz through a divider chain (74161 x 3) and supplied to 8251 serial I/O port to generate the required baud rate of 110.

Figure 1. Schematic diagram ofthe microcomputer system implemented around lntel 8080 ~t~ microprocessor with peripherals and communication interface. "" q~ ga.. 7,04KH TTY SERIAL I/O 8251 INPUT FROM VI F CONVERTER TIMER 3Xl68253 COUNTER BITS ~.~04 MHx R A A L E L 1]1 - IK! IK t IK +SV KEY BOARO _TI. T2 T3 T4 SI5S9 $5 SI ttt T t r ~r t~r ~ ~ t- r t~. 0 ls'"/s'21"~ / s" /,1 I I1 m ~ ROY SYNC ~11 ~2 INTEL 8080 INVERT[R COMPUTER ~ ~ p C I o MICRO INT i _ 2K BYTES I000 ~ 7FF 8255 PARALLEL t / 0 PAo.7PBo- 7 PC1. 3 PC4-7 D/A CONVERTER I ERE 488 INTERFACE

192 P G Oza et al 4. Software description The software has been developed in two independent packages, the background and foreground. The former supports the display and the switch array routines while the latter serves as the mother or the main programme. The switch and display array used in this unit require the microprocessor to be interrupted at regular intervals,to scan the switch array to recognise any new entry and to update the display accordingly. The Intel 8080 microprocessor has been provided with a single interrupt vector. On every interrupt the ceu executes a RST 7 (restart) instruction causing the monitor to execute an unconditional CALL to RAM location (13 FD Hex) and initiate the programme called interrupt service sub-routine stored at that location. The cpu then returns to the operations it was performing before the interrupt had occurred. Thus the cpu is time-shared between the interrupt service sub-routine and the main programme. The background package keeps an image of switch array and display in memory and scans one column of the switch array at every interrupt to compare with the resident image to recognise any new entry. One complete scan of the switch and display arrays takes 16 msec to give a flickerless display. The mother programme has been written to incorporate the following features. When the LOAO switch is activated, the LOAD sub-routine is executed which calls for the entry of an identification number for the block of channels to be used for a given element. The operator then enters the number of channels to be included in that block and then proceeds to enter the digital field values for each channel of the selected block. The programme stops at this point and the operator can recall the sequence for checking and editing, if necessary. Blocks of field patterns for other elements can be stored in a similar manner. The parameter entries are sequence-independent and protected against false entry. On the first activation of the RUN switch, the RUN sub-routine is executed which calls for the entry of delay time, read time and the number of cyclic scans for the particular experiment for which the field pattern has already been stored. With the activation of the RUN switch again, the unit starts with the 4-digit field value in the first channel of the selected block, allows the delay time to elapse, reads the V/F output corresponding to Figure 2. Front panel showing the switches for parameter entry and display.

Microcomputer for spectrometry and data acquisition 193 the ion current intensity at the selected field position for the durations of the read time stores the accumulated value and then jumps to the next channel in the sequence. The repetition of the sequence stops at the end of the desired cycle. The SCAN switch, initiates the SCAN sub-routine which calls for the entry of two 4-digit field values, delay time and read time. On activating the RUN switch now, the unit advances the field from lower value to higher value in unit steps, holding each field value for the duration of the selected delay time and read time. This scan feature allows the user to observe the profile of a mass peak in great detail. All the subroutines branch off to ERROR subroutine whenever a wrong sequence of switches are used or a wrong entry is provided thereby terminating the erroneous operation. The ERROR subroutine brings about immediate lock out of the switch array and blinking of the display corresponding to the erroneous parameter for a delay time provided in the subroutine, after which the unit automatically recovers from the error hang up without losing the pre-stored parameters or data. The TRANSFER switch enables the transfer of the stored data either to a teletypewriter or directly to a desk top calculator through an IEEE 488 interface, which at present is not included in the unit. Any programme under execution can be temporarily halted for intermediate inspection and could be resumed by means of the respective function switch. Acknowledgements Technical assistance from Mr A K Jain, Mr A M Puthawala and Mrs Vasanthi is gratefully acknowledged. Reference Dick A 1975 Int. J. Mass. Spectrom. Ion Phys. 18 193