Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

Similar documents
Final Exam Solution Sunday, December 15, 10:05-12:05 PM

Chapter 4. Combinational Logic

1. Mark the correct statement(s)

Combinational Circuits

Code No: R Set No. 1

Gate Level Minimization Map Method

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Binary Addition. Add the binary numbers and and show the equivalent decimal addition.

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Combinational Logic with MSI and LSI


B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

10EC33: DIGITAL ELECTRONICS QUESTION BANK

Chapter 3 Part 2 Combinational Logic Design

Combinational Logic. Prof. Wangrok Oh. Dept. of Information Communications Eng. Chungnam National University. Prof. Wangrok Oh(CNU) 1 / 93

Code No: R Set No. 1

Chapter Three. Digital Components

IT 201 Digital System Design Module II Notes

TWO-LEVEL COMBINATIONAL LOGIC

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

that system. weighted value associated with it. numbers. a number. the absence of a signal. MECH 1500 Quiz 2 Review Name: Class: Date:

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

Code No: R Set No. 1

DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 3 DLD P VIDYA SAGAR

COMBINATIONAL LOGIC CIRCUITS

Chapter 2 Combinational Logic Circuits

EE292: Fundamentals of ECE


Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Combinational Logic II

DIGITAL ARITHMETIC: OPERATIONS AND CIRCUITS

Chapter 3 Part 2 Combinational Logic Design

Injntu.com Injntu.com Injntu.com R16

Binary Adders: Half Adders and Full Adders

LOGIC CIRCUITS. Kirti P_Didital Design 1

CO Computer Architecture and Programming Languages CAPL. Lecture 9

Combinational Logic Circuits

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

Chapter 4 Arithmetic Functions

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

UNIT- V COMBINATIONAL LOGIC DESIGN

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Chapter 3. Gate-Level Minimization. Outlines

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-II COMBINATIONAL CIRCUITS

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

Gate Level Minimization

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Combinational Logic Circuits

Basic Arithmetic (adding and subtracting)

Digital logic fundamentals. Question Bank. Unit I

R10. II B. Tech I Semester, Supplementary Examinations, May

VALLIAMMAI ENGINEERING COLLEGE

Chap.3 3. Chap reduces the complexity required to represent the schematic diagram of a circuit Library

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

CS8803: Advanced Digital Design for Embedded Hardware

2.6 BOOLEAN FUNCTIONS

Gate-Level Minimization

Combinational Logic Use the Boolean Algebra and the minimization techniques to design useful circuits No feedback, no memory Just n inputs, m outputs

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

VALLIAMMAI ENGINEERING COLLEGE

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Lecture 6: Signed Numbers & Arithmetic Circuits. BCD (Binary Coded Decimal) Points Addressed in this Lecture

SWITCHING THEORY AND LOGIC CIRCUITS

Number Systems. Readings: , Problem: Implement simple pocket calculator Need: Display, adders & subtractors, inputs

Simplification of Boolean Functions

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

END-TERM EXAMINATION

Question Total Possible Test Score Total 100

NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

Gate-Level Minimization

CS/COE 0447 Example Problems for Exam 2 Spring 2011

UNIT II. Circuit minimization

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

QUESTION BANK FOR TEST

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

ENEL 353: Digital Circuits Midterm Examination

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two Solutions 26 February 2014

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two 26 February 2014

Learning Outcomes. Spiral 2-2. Digital System Design DATAPATH COMPONENTS

Contents. Chapter 3 Combinational Circuits Page 1 of 34

LECTURE 4. Logic Design

R07

Number System. Introduction. Decimal Numbers

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Digital Fundamentals. CHAPTER 2 Number Systems, Operations, and Codes

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

Chapter 2 Combinational

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

Computer Arithmetic andveriloghdl Fundamentals

Transcription:

Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/C 352 Digital ystem Fundamentals Quiz #2 Thursday, March 7, 22, 7:15--8:3PM 1. (15 points) (a) (5 points) NAND, NOR gates implify the following Boolean function and then implement the simplified result using 2-level NAND-NAND realization F ( x, y, z) = ( x + y + z)( x + y + z) Assume complements of the input Boolean variables are available. (b) (5 points) NOR gate implementation Convert the following logic schematic diagram into NOR-only realization. You may use only two -input NOR gates and inverters. Assume the complements of input Boolean variables are NOT available. a b c d b F(a,b,c,d,e) e ECE/C 352 Quiz #1 solution 1/1/2 1

(c) (5 points) Tabular Method Let: P(v,w,x,y,z) = m(12,13,14,15,29,31) + d(17,18). Execute the Quine-McCloskey tabulation algorithm to find all the Prime Implicants of the function P(v,w,x,y,z), where the second summation is the don't care minterms. The algorithm has been started for you below (minterms are listed in increasing 1's count order). Complete the algorithm and CIRCLE the PRIME IMPLICANT. Note that there are no three-cubes and that duplicate two-cubes have been eliminated. 2. (1 points) Combinatorial circuit analysis The logic diagram of a combinational logic circuit is given below: Express the corresponding Boolean function in the product of Maxterm format: 3. (1 Points) Code Conversion, Adders A binary multiplier produces partial products that must be added together. For adding partial products you will build a circuit that adds a column of six binary digits, producing a three bit sum, depending upon how many of the six bits are one. As shown below, the three bit sum 2 1 = for a six binary digit column (zero ones). A sum 2 1 = 11 results from a six binary digits column 111111 (six ones). A sum 2 1 = 11 results from a six binary digits column 111 (three ones). ECE/C 352 Quiz #1 solution 1/1/2 2

A B C D E F Co Ci FA Co Ci FA 2 Co Ci FA Co HA 1 A 1 1 B 1 C 1 1 D 1 E 1 + F + + 1 + 1 2 1 11 11 The circuit below starts the process using two Full Adders (FA) connected to ABC and DEF as shown. Complete the wiring,(no additional logic is needed) connecting the first level of Full Adders to the second level of Full Adders and Half Adders so that the sum 2 1 is produced. Label the sum bits 2, 1, and. (Hint: the first two half-adders produce two, 2-bit sums. Complete the sum by adding their outputs together.) Above is one solution. Alternate solutions swap the connections to the X and Y inputs of the HA below and swap any of X, Y, and Ci inputs of the FA below. 4. (15 Points) Decoder Implementations Two decoders constructed with NAND gates are connected to primary input variables A, B, C and D as shown in the diagram below. The function table for the decoder is shown below: 1 D 3 D 2 D 1 D 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ECE/C 352 Quiz #1 solution 1/1/2 3

A B 1 D3 D2 D1 D M L K J C D 1 D3 D2 D1 D I H G F (a) (5 points) Write a Boolean equation in the box below for the signal shown as "M" on the diagram in terms of the primary input signals A, B, C and D. M = (b) (5 points) Using ONE gate (of the required input width) selected from the set of gates {AND, NOT, OR, NAND, NOR}, draw the gate on the diagram above and connect it to DECODER OUTPUT (signals F,G,H,I,J,K,L,or M) to implement: Q(A,B,C,D) = (A+B+C+D) (c) (5 points) Using one or more gates (of the required input width) selected from the set of gates {AND, NOT, OR, NAND, NOR}, draw a logic diagram on the diagram above that uses DECODER OUTPUT (signals F,G,H,I,J,K,L,or M) to implement R(A,B,C,D) = AB +CD 5. (15 points) Combinational circuit analysis Find the simplified Boolean equation in sum of product format of the output F of the circuit below. Note that the decoder's outputs are not complemented. y z x y z 2 2 2-to-4 Decoder 1 1 2 3 F(x,y,z) 6. (15 points) Multiplexer Logic Implementation Use the 8-to-1 multiplexer below to implement an exclusive or function for four bits. This is also known as the "odd" function. The function exor(w,x,y,z) is to be: ECE/C 352 Quiz #1 solution 1/1/2 4

exor( wxyz,,, ) = w x y z Draw the circuit in the space below. You may use only NOT, OR, and AND gates. (Hint: the variable "w" has been factored out). 7. (15 Points) igned Arithmetic, Complements, Number Representation Fill in the table below with 8-bit binary numbers in the given signed representation. The first row has been done for you. The decimal numbers (-45) and (-12) are a "negative forty-five" and a "negative one-hundred, twenty" respectively. Convert the decimal numbers to the proper representations, state them as an ADDITION PROBLEM in the representation, and give the correct result in each representation. If the calculation produces an overflow in any of the representations used, note it as "OVERFLOW" and omit the answer. (Hint: 12 and 45 are 1111 and 1111 expressed as 8-bit unsigned binary numbers) Problem ign-magnitude 1's Complement 2's Complement + (-12) + 45-75 12 + 45 Overflow 12 + (-45) +75 8. (1 points) Binary subtraction using 2's complement, 1's complement, sign-magnitude ECE/C 352 Quiz #1 solution 1/1/2 5

The following are two binary addition/subtractions performed in an unknown signed binary number representation. For each of them, determine their possible format (or formats) and whether there is an overflow occurred. Mark your answer in each blank box in the table below. (a) 111 111 = 111 (b) 111 11 = 1111 (c) 111 + 1111 = 11 ign-magnitude 1 s Complement 2 s Complement Overflow? 9. (1 Points) Carry Look-ahead Adders Consider an adder with inputs A = A 3 A 2 A 1 A and B= B 3 B 2 B 1 B, c and outputs = 3 2 1 and c 4. Recall that for the stage i in an adder, the propagate and generate functions are: P = A B G i i i = A B i i i and the output sum (i) and carry C(i+1) is defined as: = P C i i i Ci+ 1 = Gi + PC i i Let A = 111 and c = 1. Write a Boolean expression for the carry, c 4 as a function of B 3, B 2, B 1, and B. c 4 = ECE/C 352 Quiz #1 solution 1/1/2 6

1. (1 Points) Decimal Arithmetic (a) (6 points) BCD decimal digit adder Below is a partial logic diagram of a BCD-based decimal digit adder. The missing part is the one that generates the carry-out to the next digit, and proper inputs to the lower 4-bit binary adder. Use AND, OR, NOT gates to implement this part. Addend 4 Augend 4 K 4-bit binary adder Z 3 Z 2 Z 1 Z Input carry Output carry C 4-bit binary adder 3 2 1 (b) (4 points) 9's complement and 1's complement BCD um Find the 9's complement of the decimal number 73522: Use 1's complement to perform the subtraction of two unsigned decimal numbers 1 9 9 5 2 1 8 8 = You must show intermediate steps. Answer alone will not receive any credit. ECE/C 352 Quiz #1 solution 1/1/2 7