Digital Logic Design. Midterm #1

Similar documents
Digital Logic Design. Midterm #1

Digital Logic Design. Midterm #1

Digital Logic Design. Final Examination

Digital Logic Design. Final Examination

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

ENGIN 112. Intro to Electrical and Computer Engineering

Standard Forms of Expression. Minterms and Maxterms

Lecture 7 Logic Simplification

Chapter 2 Combinational Logic Circuits

Chapter 2. Boolean Expressions:

Boolean Analysis of Logic Circuits

Combinational Logic Circuits

Chapter 6. Logic Design Optimization Chapter 6

Experiment 3: Logic Simplification

Definitions. 03 Logic networks Boolean algebra. Boolean set: B 0,

ENGIN 112 Intro to Electrical and Computer Engineering

Combinational Logic Circuits Part III -Theoretical Foundations

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Unit-IV Boolean Algebra

1. Mark the correct statement(s)

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

Chapter 2 Combinational Logic Circuits

5. Minimizing Circuits

Lecture 5. Chapter 2: Sections 4-7

Gate Level Minimization Map Method

EEE130 Digital Electronics I Lecture #4_1

DKT 122/3 DIGITAL SYSTEM 1

A graphical method of simplifying logic


Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Boolean Function Simplification

Chapter 2: Combinational Systems

CprE 281: Digital Logic

Gate-Level Minimization. section instructor: Ufuk Çelikcan

IT 201 Digital System Design Module II Notes

Digital Logic Design (3)

Summary. Boolean Addition

Chapter 3. Gate-Level Minimization. Outlines

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Experiment 4 Boolean Functions Implementation

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

A B AB CD Objectives:

Karnaugh Maps. Kiril Solovey. Tel-Aviv University, Israel. April 8, Kiril Solovey (TAU) Karnaugh Maps April 8, / 22

Chapter 3. Boolean Algebra and Digital Logic

2.6 BOOLEAN FUNCTIONS

Announcements. Chapter 2 - Part 1 1

EECS 140/141 Introduction to Digital Logic Design Spring Semester 2017 Exam #1 Date: 27 February 2017

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Try It. Implicit and Explicit Functions. Video. Exploration A. Differentiating with Respect to x

Digital Circuits ECS 371

Review: Standard forms of expressions

EFFICIENT ON-LINE TESTING METHOD FOR A FLOATING-POINT ADDER

Boolean algebra. June 17, Howard Huang 1

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

ENEL 353: Digital Circuits Midterm Examination

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Chapter 2 Part 5 Combinational Logic Circuits

EECS 140/141 Introduction to Digital Logic Design Fall Semester 2016 Exam #1 Date: 3 October 2016

Chapter 2 Combinational

Computer Organization

Introduction to Microprocessors and Digital Logic (ME262) Boolean Algebra and Logic Equations. Spring 2011

Digital Logic Lecture 7 Gate Level Minimization

Module -7. Karnaugh Maps

Specifying logic functions

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Digital Fundamentals

Implicit and Explicit Functions

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Simplification of Boolean Functions

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Boolean Algebra and Logic Gates

Digital Logic Design Exercises. Assignment 1

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

Boolean Logic CS.352.F12

Binary logic. Dr.Abu-Arqoub

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Chapter 2 Boolean algebra and Logic Gates

Gate-Level Minimization

Standard Boolean Forms

24 Nov Boolean Operations. Boolean Algebra. Boolean Functions and Expressions. Boolean Functions and Expressions

Chapter 2 Part 4 Combinational Logic Circuits

Logic Design: Part 2

SWITCHING THEORY AND LOGIC CIRCUITS

Chapter 3 Part 1 Combinational Logic Design

MODULE 5 - COMBINATIONAL LOGIC

LOGIC CIRCUITS. Kirti P_Didital Design 1

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

University of Technology

Combinational Logic Circuits

Code No: R Set No. 1

4.2 Implicit Differentiation

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Transcription:

The University of Toleo s7ms_il7.fm - EECS: igital Logic esign r. nthony. Johnson Stuent Name_ igital Logic esign Miterm # Problems Points. 3. 4 3. 6 4. Total 5 Was the eam fair? yes no /6/7

The University of Toleo s7ms_il7.fm - EECS: igital Logic esign r. nthony. Johnson Stuent Name_ Problem 3 points For full creit, mark your answers yes, no, or not applicable for all offere choices!. The bit strings shown below are vali representations of negative numbers in the four-bit two s complement representation of negative numbers? yes no not applicable _. Shown below is the truth table of a boolean function F(,). Given net to the truth table is a list of boolean function names. For the names in the list, inicate which names are, an which names are not, the name of the function F(,). F(,) yes no not applicable XNOR, N, NOR, NN,.3 SOM (sum of minterms) representation of oolean functions lens itself to irect implementation using the following types of two-level logic circuits: yes no not applicable NN-NN, NOR-NOR, OR-N, N-OR. /6/7

The University of Toleo s7ms_il7.fm - 3 EECS: igital Logic esign r. nthony. Johnson Stuent Name_ Problem 4 points Positional representations of the function (i), i=,,3, in various raies are shown in Table. i function (i) (i) -8 4 8 (i) s ecimal representation -8 97 Table eight-bit base-two representation of (i) -(i) 3-4E 6-78 Problem statement Using the values of function (i), i =,,3, emonstrate an ability to:. convert by han the liste values of (i), i =,,3, to ecimal representation;. convert by han the liste values of (i), i =,,3, to eight-bit two s complement representation; 3. perform by han the subtraction of numbers in two s complement representation. Problem Solution For full creit, eplicit emonstration of unerstaning the following solution steps is epecte. 3. Epress (i), for i =,,3, in ecimal representation, an epress both, (i) an -(i) in the eightbit base-two representation which uses the two s complement notation for negative numbers. Show your computation on the opposite page, an enter the results into Table. Hint#:irect conversion from octal an heaecimal to binary representation is easier, an shoul be applie. Stuents are avise to avoi an inirect, e.g. octal ecimal binary conversion. No partial creit will be given for a correct conversion from an erroneous ecimal representation.. Using the eight-bit base-two representation an the two s complement notation for negative numbers, show the calculation of the ifference ()-(3) when only an aer circuit is available. Hint#:This part of the problem is consiere inepenent of the results of calculation performe in part.. No partial creit will be earne for a correct calculation proceure applie to erroneous binary representations of () an -(3) - whether taken from Table, or calculate inepenently. = () + = -(3) = - Result of calculation uner. to be grae: /6/7

The University of Toleo s7ms_il7.fm - 4 EECS: igital Logic esign r. nthony. Johnson Stuent Name_ Problem 3 6 points Given is an incompletely specifie logical/switching function F (,,C,) in the ecimal lists of sumsof minterms an on t cares representation (3-) F (,,C,) = Σm(,, 4, 6, 8,, 3) + (3, 7,, 5) (3-) Problem statement On the eample of the given function F, emonstrate an ability to:. erive the Truth table an Karnaugh map representations of F,. use the Karnaugh map metho to erive a minimal number of literals SOP epression of F, 3. esign the two-level N-OR an NN-NN implementations of function F, as specifie in sections 3.3 an 3.4 below. Hint # For full creit: all equations, all answers to questions, all circuit moels an other graphical representations are epecte to be entere into the space esignate for them; all shown numerical results must be precee by the symbolic an numeric epressions whose evaluation prouces these numerical results. Problem Solution For full creit, eplicit emonstration of unerstaning the following solution steps is epecte. 3. Prepare the truth table an the Karnaugh map representation of the function F an show your result in the space reserve for Figures 3-(a).an 3-(b). C F (a) C (b) F = + + (c) Figure 3- Representation forms of the function F. (a)truth table. (b)karnaugh map. (c)minimum number of literals SOP representation of F. /6/7

The University of Toleo s7ms_il7.fm - 5 EECS: igital Logic esign r. nthony. Johnson Stuent Name_ 3. pply the Karnaugh map minimization metho to erive the minimum number of literals sum-of-proucts (SOP) representation of the function F. Enter the erive algebraic representation of F in the space reserve for Figure 3-(c). 3.3 In the space reserve for Figure 3-(a), prepare a logic circuit moel of the two-level N-OR form of implementation of the erive, Figure 3-(c) epression of function F. 3.4 In the space reserve for Figure 3-(b), prepare a logic circuit iagram of the two-level NN-NN form of implementation of the erive, Figure 3-(c) epression of function F F F (a) (b) Figure 3- Two-level implementations of the algebraic epression of Figure 3-(c) of function F. (a) N- OR implementation. (b)nn-nn implementation of F. /6/7

The University of Toleo s7ms_il7.fm - 6 EECS: igital Logic esign r. nthony. Johnson Stuent Name_ Problem 4 points Given is the epression (4-) of a logical function F. F (X,Y,Z) = X Y Z+X Y Z+X Y Z (4-) Problem Statement emonstrate an ability to:. apply the algebraic manipulation metho to erive the minimum number of literals SOP/ POS (sum-of-proucts, or prouct-of-sums) representation of a logic/switching function F. Hint # For full creit, give answers to all questions, prepare all require circuit iagrams, write all equations for which the space has been reserve, an show all symbolic an numerical epressions whose evaluation prouces shown numerical results. Problem Solution For full creit, eplicit emonstration of unerstaning the following solution steps is epecte. 4. Using the algebraic manipulation metho, erive from the epression (4-) the minimum number of literals SOP/POS representation of the logical function (4-). Show your manipulation below, or on the opposite page, an enter the result in the space reserve for equation (4-). F = X Y Z + X Y Z + X Y Z = = X Y (Z+Z) + X+Y+Z = = X Y + X+Y+Z= = X Y + X+Y+Z = X+Y+Z T4(a) Simplifie epression of F to be grae: F = X+Y+Z (4-) /6/7