CS61C : Machine Structures

Similar documents
CS61C : Machine Structures

Lecture 7: Procedures

CS61C : Machine Structures

UCB CS61C : Machine Structures

CS61C : Machine Structures

CS61C Machine Structures. Lecture 12 - MIPS Procedures II & Logical Ops. 2/13/2006 John Wawrzynek. www-inst.eecs.berkeley.

Inequalities in MIPS (2/4) Inequalities in MIPS (1/4) Inequalities in MIPS (4/4) Inequalities in MIPS (3/4) UCB CS61C : Machine Structures

ECE 15B Computer Organization Spring 2010

Lecture 7: Procedures and Program Execution Preview

Bonus slides. Garcia, Spring 2014 UCB. CS61C L11 Introduction to MIPS : Procedures II & Logical Ops (18)

And in Review. Register Conventions (2/4) saved. Register Conventions (1/4) Register Conventions (4/4) Register Conventions (3/4) volatile

UCB CS61C : Machine Structures

ú There are CONVENTIONS when calling procedures! Stack main ()! { a(0);! }! void a (int m)! frame" Garcia, Spring 2013 UCB printf() (y==?

CS 61C: Great Ideas in Computer Architecture More MIPS, MIPS Functions

Lecture 6 Decision + Shift + I/O

EEM 486: Computer Architecture. Lecture 2. MIPS Instruction Set Architecture

Review. Lecture #9 MIPS Logical & Shift Ops, and Instruction Representation I Logical Operators (1/3) Bitwise Operations

CS 110 Computer Architecture Lecture 6: More MIPS, MIPS Functions

CS 61C: Great Ideas in Computer Architecture More RISC-V Instructions and How to Implement Functions

Agenda. Strings: C vs. Java. Loading, Storing bytes. Support for Characters and Strings 6/29/2011

CS 61c: Great Ideas in Computer Architecture

CS 110 Computer Architecture MIPS Instruction Formats

CS 61C: Great Ideas in Computer Architecture. More MIPS, MIPS Functions

Reduced Instruction Set Computer (RISC)

Chapter 2. Computer Abstractions and Technology. Lesson 4: MIPS (cont )

CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro

MIPS Functions and Instruction Formats

Reduced Instruction Set Computer (RISC)

CS61CL : Machine Structures

Final 9am instead of 9:30! Your grade will be ed by autograder! Jeremy Huddleston sb $t1 0($s2)!

CS 61C: Great Ideas in Computer Architecture. Lecture 6: More MIPS, MIPS Func.ons. Instructor: Sagar Karandikar

Lecture 5: Procedure Calls

COMP 303 Computer Architecture Lecture 3. Comp 303 Computer Architecture

Numbers: positional notation. CS61C Machine Structures. Faux Midterm Review Jaein Jeong Cheng Tien Ee. www-inst.eecs.berkeley.

Chapter 2. Instructions:

Computer Architecture Instruction Set Architecture part 2. Mehran Rezaei

I-Format Instructions (3/4) Define fields of the following number of bits each: = 32 bits

Control Instructions

Branch Addressing. Jump Addressing. Target Addressing Example. The University of Adelaide, School of Computer Science 28 September 2015

Computer Architecture

Instruction Set Architecture part 1 (Introduction) Mehran Rezaei

comp 180 Lecture 10 Outline of Lecture Procedure calls Saving and restoring registers Summary of MIPS instructions

Do-While Example. In C++ In assembly language. do { z--; while (a == b); z = b; loop: addi $s2, $s2, -1 beq $s0, $s1, loop or $s2, $s1, $zero

Control Instructions. Computer Organization Architectures for Embedded Computing. Thursday, 26 September Summary

Lecture 2. Instructions: Language of the Computer (Chapter 2 of the textbook)

CS 61C: Great Ideas in Computer Architecture. MIPS Instruction Formats

Lectures 5. Announcements: Today: Oops in Strings/pointers (example from last time) Functions in MIPS

Instructions: Assembly Language

Chapter 2A Instructions: Language of the Computer

MIPS%Assembly% E155%

Overview. Introduction to the MIPS ISA. MIPS ISA Overview. Overview (2)

MIPS R-format Instructions. Representing Instructions. Hexadecimal. R-format Example. MIPS I-format Example. MIPS I-format Instructions

Chapter 2. Instructions: Language of the Computer. Adapted by Paulo Lopes

Computer Architecture. The Language of the Machine

Thomas Polzer Institut für Technische Informatik

CSCI 402: Computer Architectures. Instructions: Language of the Computer (3) Fengguang Song Department of Computer & Information Science IUPUI.

We will study the MIPS assembly language as an exemplar of the concept.

MIPS Instruction Set

Introduction to the MIPS. Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University

MIPS Instruction Set Architecture (2)

Lecture 5: Procedure Calls

Computer Organization and Structure. Bing-Yu Chen National Taiwan University

MIPS Functions and the Runtime Stack

CSE Lecture In Class Example Handout

The plot thickens. Some MIPS instructions you can write cannot be translated to a 32-bit number

COE608: Computer Organization and Architecture

COMPUTER ORGANIZATION AND DESIGN

The plot thickens. Some MIPS instructions you can write cannot be translated to a 32-bit number

CSE Lecture In Class Example Handout

CENG3420 Lecture 03 Review

Architecture II. Computer Systems Laboratory Sungkyunkwan University

Computer Architecture. Chapter 2-2. Instructions: Language of the Computer

ENCM 369 Winter 2013: Reference Material for Midterm #2 page 1 of 5

101 Assembly. ENGR 3410 Computer Architecture Mark L. Chang Fall 2009

ECE232: Hardware Organization and Design. Computer Organization - Previously covered

Chapter 2. Instructions: Language of the Computer

COMPSCI 313 S Computer Organization. 7 MIPS Instruction Set

Lecture 4: MIPS Instruction Set

ECE232: Hardware Organization and Design

Instructions: MIPS ISA. Chapter 2 Instructions: Language of the Computer 1

CS61C : Machine Structures

2.7 Supporting Procedures in hardware. Why procedures or functions? Procedure calls

Implementing Procedure Calls

Subroutines. int main() { int i, j; i = 5; j = celtokel(i); i = j; return 0;}

Instructor: Randy H. Katz hap://inst.eecs.berkeley.edu/~cs61c/fa13. Fall Lecture #7. Warehouse Scale Computer

Functions in MIPS. Functions in MIPS 1

MIPS Datapath. MIPS Registers (and the conventions associated with them) MIPS Instruction Types

CISC 662 Graduate Computer Architecture. Lecture 4 - ISA MIPS ISA. In a CPU. (vonneumann) Processor Organization

Mips Code Examples Peter Rounce

ECE 331 Hardware Organization and Design. Professor Jay Taneja UMass ECE - Discussion 3 2/8/2018

CS 61c: Great Ideas in Computer Architecture

MIPS Programming. A basic rule is: try to be mechanical (that is, don't be "tricky") when you translate high-level code into assembler code.

Lecture 5. Announcements: Today: Finish up functions in MIPS

5/17/2012. Recap from Last Time. CSE 2021: Computer Organization. The RISC Philosophy. Levels of Programming. Stored Program Computers

Recap from Last Time. CSE 2021: Computer Organization. Levels of Programming. The RISC Philosophy 5/19/2011

CISC 662 Graduate Computer Architecture. Lecture 4 - ISA

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: MIPS Instruction Set Architecture

Chapter 3. Instructions:

ECE 2035 A Programming Hw/Sw Systems Fall problems, 8 pages Final Exam 8 December 2014

More C functions and Big Picture [MIPSc Notes]

Transcription:

inst.eecs.berkeley.edu/~cs61c/su05 CS61C : Machine Structures Lecture #8: MIPS Procedures 2005-06-30 CS 61C L08 MIPS Procedures (1) Andy Carle

Topic Outline Functions More Logical Operations CS 61C L08 MIPS Procedures (2)

C functions main() { int i,j,k,m;... i = mult(j,k);... m = mult(i,i);... } /* really dumb mult function */ int mult (int mcand, int mlier){ int product; product = 0; while (mlier > 0) { product = product + mcand; mlier = mlier -1; } return product; } What information must compiler/programmer keep track of? What instructions can accomplish this? CS 61C L08 MIPS Procedures (3)

Function Call Bookkeeping What are the properties of a function? Function call transfers control somewhere else and then returns. Arguments Return Value Black-box operation/scoping Re-entrance CS 61C L08 MIPS Procedures (4)

Function Call Bookkeeping Registers play a major role in keeping track of information for function calls. Register conventions: Return address $ra Arguments $a0, $a1, $a2, $a3 Return value $v0, $v1 Local variables $s0, $s1,, $s7 The stack is also used; more later. CS 61C L08 MIPS Procedures (5)

C M I P S Instruction Support for Functions (1/6)... sum(a,b);... /* a,b:$s0,$s1 */ } int sum(int x, int y) { return x+y; } address 1000 1004 1008 1012 1016 2000 2004 In MIPS, all instructions are 4 bytes, and stored in memory just like data. So here we show the addresses of where the programs are stored. CS 61C L08 MIPS Procedures (6)

C M I P S Instruction Support for Functions (2/6)... sum(a,b);... /* a,b:$s0,$s1 */ } int sum(int x, int y) { return x+y; } address 1000 add $a0,$s0,$zero # x = a 1004 add $a1,$s1,$zero # y = b 1008 addi $ra,$zero,1016 #ra=1016 1012 j sum #jump to sum 1016... 2000 sum: add $v0,$a0,$a1 2004 jr $ra # new instruction CS 61C L08 MIPS Procedures (7)

C M I P S Instruction Support for Functions (3/6)... sum(a,b);... /* a,b:$s0,$s1 */ } int sum(int x, int y) { return x+y; } Question: Why use jr here? Why not simply use j? Answer: sum might be called by many functions, so we can t return to a fixed place. The calling proc to sum must be able to say return here somehow. 2000 sum: add $v0,$a0,$a1 2004 jr $ra # new instruction CS 61C L08 MIPS Procedures (8)

Instruction Support for Functions (4/6) Single instruction to jump and save return address: jump and link (jal) Before: 1008 addi $ra,$zero,1016 #$ra=1016 1012 j sum #go to sum After: 1008 jal sum # $ra=1012,go to sum Why have a jal? Make the common case fast: function calls are very common. Also, you don t have to know where the code is loaded into memory with jal. CS 61C L08 MIPS Procedures (9)

Instruction Support for Functions (5/6) Syntax for jal (jump and link) is same as for j (jump): jal label jal should really be called laj for link and jump : Step 1 (link): Save address of next instruction into $ra (Why next instruction? Why not current one?) Step 2 (jump): Jump to the given label CS 61C L08 MIPS Procedures (10)

Instruction Support for Functions (6/6) Syntax for jr (jump register): jr register Instead of providing a label to jump to, the jr instruction provides a register which contains an address to jump to. Only useful if we know exact address to jump to. Very useful for function calls: jal stores return address in register ($ra) jr $ra jumps back to that address CS 61C L08 MIPS Procedures (11)

Nested Procedures (1/2) int sumsquare(int x, int y) { return mult(x,x)+ y; } Something called sumsquare, now sumsquare is calling mult. So there s a value in $ra that sumsquare wants to jump back to, but this will be overwritten by the call to mult. Need to save sumsquare return address before call to mult. CS 61C L08 MIPS Procedures (12)

Nested Procedures (2/2) In general, may need to save some other info in addition to $ra. When a C program is run, there are 3 important memory areas allocated: Static: Variables declared once per program, cease to exist only after execution completes. E.g., C globals Heap: Variables declared dynamically Stack: Space to be used by procedure during execution; this is where we can save register values CS 61C L08 MIPS Procedures (13)

C memory Allocation review Address $sp stack pointer Stack Space for saved procedure information 0 Heap Static Code Explicitly created space, e.g., malloc(); C pointers Variables declared once per program Program CS 61C L08 MIPS Procedures (14)

Using the Stack (1/2) So we have a register $sp which always points to the last used space in the stack. To use stack, we decrement this pointer by the amount of space we need and then fill it with info. So, how do we compile this? int sumsquare(int x, int y) { return mult(x,x)+ y; } CS 61C L08 MIPS Procedures (15)

Using the Stack (2/2) Hand-compile int sumsquare(int x, int y) { return mult(x,x)+ y; } sumsquare: addi $sp,$sp,-8 # space on stack push sw $ra, 4($sp) # save ret addr sw $a1, 0($sp) # save y add $a1,$a0,$zero # mult(x,x) jal mult # call mult lw $a1, 0($sp) # restore y add $v0,$v0,$a1 # mult()+y lw $ra, 4($sp) # get ret addr pop addi $sp,$sp,8 # restore stack jr $ra mult:... CS 61C L08 MIPS Procedures (16)

Steps for Making a Procedure Call 1) Save necessary values onto stack. 2) Assign argument(s), if any. 3) jal call 4) Restore values from stack. CS 61C L08 MIPS Procedures (17)

Rules for Procedures Called with a jal instruction, returns with a jr $ra Accepts up to 4 arguments in $a0, $a1, $a2 and $a3 Return value is always in $v0 (and if necessary in $v1) Must follow register conventions (even in functions that only you will call)! So what are they? CS 61C L08 MIPS Procedures (18)

MIPS Registers The constant 0 $0 $zero Reserved for Assembler $1 $at Return Values $2-$3 $v0-$v1 Arguments $4-$7 $a0-$a3 Temporary $8-$15 $t0-$t7 Saved $16-$23 $s0-$s7 More Temporary $24-$25 $t8-$t9 Used by Kernel $26-27 $k0-$k1 Global Pointer $28 $gp Stack Pointer $29 $sp Frame Pointer $30 $fp Return Address $31 $ra (From COD 3 rd Ed. green insert) Use names for registers -- code is clearer! CS 61C L08 MIPS Procedures (19)

Other Registers $at: may be used by the assembler at any time; unsafe to use $k0-$k1: may be used by the OS at any time; unsafe to use $gp, $fp: don t worry about them Note: Feel free to read up on $gp and $fp in Appendix A, but you can write perfectly good MIPS code without them. CS 61C L08 MIPS Procedures (20)

Basic Structure of a Function Prologue entry_label: addi $sp,$sp, -framesize sw $ra, framesize-4($sp) # save $ra save other regs if need be... Body (call other functions ) ra Epilogue restore other regs if need be lw $ra, framesize-4($sp) # restore $ra addi $sp,$sp, framesize jr $ra memory CS 61C L08 MIPS Procedures (21)

Register Conventions (1/4) CalleR: the calling function CalleE: the function being called When callee returns from executing, the caller needs to know which registers may have changed and which are guaranteed to be unchanged. Register Conventions: A set of generally accepted rules as to which registers will be unchanged after a procedure call (jal) and which may be changed. CS 61C L08 MIPS Procedures (22)

Register Conventions (1/4) none guaranteed inefficient Caller will be saving lots of regs that callee doesn t use! all guaranteed inefficient Callee will be saving lots of regs that caller doesn t use! Register convention: A balance between the two. CS 61C L08 MIPS Procedures (23)

Register Conventions (2/4) - saved $0: No Change. Always 0. $s0-$s7: Restore if you change. Very important, that s why they re called saved registers. If the callee changes these in any way, it must restore the original values before returning. $sp: Restore if you change. The stack pointer must point to the same place before and after the jal call, or else the caller won t be able to restore values from the stack. HINT -- All saved registers start with S! CS 61C L08 MIPS Procedures (24)

Register Conventions (3/4) - volatile $ra: Can Change. The jal call itself will change this register. Caller needs to save on stack if nested call. $v0-$v1: Can Change. These will contain the new returned values. $a0-$a3: Can change. These are volatile argument registers. Caller needs to save if they ll need them after the call. $t0-$t9: Can change. That s why they re called temporary: any procedure may change them at any time. Caller needs to save if they ll need them afterwards. CS 61C L08 MIPS Procedures (25)

Register Conventions (4/4) What do these conventions mean? If function R calls function E, then function R must save any temporary registers that it may be using onto the stack before making a jal call. Function E must save any S (saved) registers it intends to use before garbling up their values Remember: Caller/callee need to save only temporary/saved registers they are using, not all registers. CS 61C L08 MIPS Procedures (26)

Peer Instruction 1 int fact(int n){ if(n == 0) return 1; else return(n*fact(n-1));} When translating this to MIPS A. We COULD copy $a0 to $a1 (& then not store $a0 or $a1 on the stack) to store n across recursive calls. B. We MUST save $a0 on the stack since it gets changed. C. We MUST save $ra on the stack since we need to know where to return to CS 61C L08 MIPS Procedures (27)

Administrivia HW2 Due Tonight HW3 Due Tuesday PROJ1 Due next Friday Start now! MT1: next Friday (7/8), 11-2 location TBD CS 61C L08 MIPS Procedures (28)

Topic Outline Functions More Logical Operations CS 61C L08 MIPS Procedures (29)

Bitwise Operations Up until now, we ve done arithmetic (add, sub,addi ), memory access (lw and sw), and branches and jumps. All of these instructions view contents of register as a single quantity (such as a signed or unsigned integer) New Perspective: View contents of register as 32 raw bits rather than as a single 32-bit number Since registers are composed of 32 bits, we may want to access individual bits (or groups of bits) rather than the whole. Introduce two new classes of instructions: Logical & Shift Ops CS 61C L08 MIPS Procedures (30)

Logical Operators (1/3) Two basic logical operators: AND: outputs 1 only if both inputs are 1 OR: outputs 1 if at least one input is 1 Truth Table: standard table listing all possible combinations of inputs and resultant output for each. E.g., A B A AND B A OR B 0 0 0 1 1 0 1 1 CS 61C L08 MIPS Procedures (31) 0 0 0 1 0 1 1 1

Logical Operators (2/3) Logical Instruction Syntax: 1 2,3,4 where 1) operation name 2) register that will receive value 3) first operand (register) 4) second operand (register) or immediate (numerical constant) In general, can define them to accept >2 inputs, but in the case of MIPS assembly, these accept exactly 2 inputs and produce 1 output Again, rigid syntax, simpler hardware CS 61C L08 MIPS Procedures (32)

Logical Operators (3/3) Instruction Names: and, or: Both of these expect the third argument to be a register andi, ori: Both of these expect the third argument to be an immediate MIPS Logical Operators are all bitwise, meaning that bit 0 of the output is produced by the respective bit 0 s of the inputs, bit 1 by the bit 1 s, etc. C: Bitwise AND is & (e.g., z = x & y;) C: Bitwise OR is (e.g., z = x y;) CS 61C L08 MIPS Procedures (33)

Uses for Logical Operators (1/3) Note that anding a bit with 0 produces a 0 at the output while anding a bit with 1 produces the original bit. This can be used to create a mask. Example: 1011 0110 1010 0100 0011 1101 1001 1010 mask: 0000 0000 0000 0000 0000 1111 1111 1111 The result of anding these: 0000 0000 0000 0000 0000 1101 1001 1010 mask last 12 bits CS 61C L08 MIPS Procedures (34)

Uses for Logical Operators (2/3) The second bitstring in the example is called a mask. It is used to isolate the rightmost 12 bits of the first bitstring by masking out the rest of the string (e.g. setting it to all 0s). Thus, the and operator can be used to set certain portions of a bitstring to 0s, while leaving the rest alone. In particular, if the first bitstring in the above example were in $t0, then the following instruction would mask it: andi $t0,$t0,0xfff CS 61C L08 MIPS Procedures (35)

Uses for Logical Operators (3/3) Similarly, note that oring a bit with 1 produces a 1 at the output while oring a bit with 0 produces the original bit. This can be used to force certain bits of a string to 1s. For example, if $t0 contains 0x12345678, then after this instruction: ori $t0, $t0, 0xFFFF $t0 contains 0x1234FFFF (e.g. the high-order 16 bits are untouched, while the low-order 16 bits are forced to 1s). CS 61C L08 MIPS Procedures (36)

Shift Instructions (1/4) Move (shift) all the bits in a word to the left or right by a number of bits. Example: shift right by 8 bits 0001 0010 0011 0100 0101 0110 0111 1000 0000 0000 0001 0010 0011 0100 0101 0110 Example: shift left by 8 bits 0001 0010 0011 0100 0101 0110 0111 1000 0011 0100 0101 0110 0111 1000 0000 0000 CS 61C L08 MIPS Procedures (37)

Shift Instructions (2/4) Shift Instruction Syntax: 1 2,3,4 where 1) operation name 2) register that will receive value 3) first operand (register) 4) shift amount (constant <= 32) MIPS shift instructions: 1. sll (shift left logical): shifts left and fills emptied bits with 0s 2. srl (shift right logical): shifts right and fills emptied bits with 0s 3. sra (shift right arithmetic): shifts right and fills emptied bits by sign extending CS 61C L08 MIPS Procedures (38)

Shift Instructions (3/4) Example: shift right arith by 8 bits 0001 0010 0011 0100 0101 0110 0111 1000 0000 0000 0001 0010 0011 0100 0101 0110 Example: shift right arith by 8 bits 1001 0010 0011 0100 0101 0110 0111 1000 1111 1111 1001 0010 0011 0100 0101 0110 CS 61C L08 MIPS Procedures (39)

Shift Instructions (4/4) Since shifting may be faster than multiplication, a good compiler usually notices when C code multiplies by a power of 2 and compiles it to a shift instruction: a *= 8; (in C) would compile to: sll $s0,$s0,3 (in MIPS) Likewise, shift right to divide by powers of 2 remember to use sra CS 61C L08 MIPS Procedures (40)

Peer Instruction: Compile This (1/5) main() { int i,j,k,m; /* i-m:$s0-$s3 */... i = mult(j,k);... m = mult(i,i);... } int mult (int mcand, int mlier){ int product; product = 0; while (mlier > 0) { product += mcand; mlier -= 1; } return product; } CS 61C L08 MIPS Procedures (41)

Peer Instruction: Compile This (2/5) start: add $a0,$s1,$0 add $a1,$s2,$0 jal mult add $s0,$v0,$0... add $a0,$s0,$0 add $a1,$s0,$0 jal mult add $s3,$v0,$0... done CS 61C L08 MIPS Procedures (42) # arg0 = j # arg1 = k # call mult # i = mult() # arg0 = i # arg1 = i # call mult # m = mult() main() { int i,j,k,m; /* i-m:$s0-$s3 */... i = mult(j,k);... m = mult(i,i);... }

Peer Instruction: Compile This (3/5) Notes: main function ends with done, not jr $ra, so there s no need to save $ra onto stack all variables used in main function are saved registers, so there s no need to save these onto stack CS 61C L08 MIPS Procedures (43)

Peer Instruction: Compile This (4/5) mult: add $t0,$0,$0 # prod=0 Loop: slt $t1,$0,$a1 # mlr > 0? beq $t1,$0,fin # no=>fin add $t0,$t0,$a0 # prod+=mc addi $a1,$a1,-1 # mlr-=1 j Loop # goto Loop Fin: add $v0,$t0,$0 # $v0=prod jr $ra # return int mult (int mcand, int mlier){ int product = 0; while (mlier > 0) { product += mcand; mlier -= 1; } return product; } CS 61C L08 MIPS Procedures (44)

Peer Instruction: Compile This (5/5) Notes: no jal calls are made from mult and we don t use any saved registers, so we don t need to save anything onto stack temp registers are used for intermediate calculations (could have used s registers, but would have to save the caller s on the stack.) $a1 is modified directly (instead of copying into a temp register) since we are free to change it result is put into $v0 before returning (could also have modified $v0 directly) CS 61C L08 MIPS Procedures (45)

And in Conclusion (1/2) Functions called with jal, return with jr $ra. The stack is your friend: Use it to save anything you need. Just be sure to leave it the way you found it. Instructions we know so far Arithmetic: add, addi, sub, addu, addiu, subu Memory: lw, sw Decision: beq, bne, slt, slti, sltu, sltiu Unconditional Branches (Jumps): j, jal, jr Registers we know so far All of them! CS 61C L08 MIPS Procedures (46)

And in Conclusion (2/2) Register Conventions: Each register has a purpose and limits to its usage. Learn these and follow them, even if you re writing all the code yourself. Logical and Shift Instructions Operate on bits individually, unlike arithmetic, which operate on entire word. Use to isolate fields, either by masking or by shifting back and forth. Use shift left logical, sll,for multiplication by powers of 2 Use shift right arithmetic, sra,for division by powers of 2. New Instructions: and,andi, or,ori, sll,srl,sra CS 61C L08 MIPS Procedures (47)