Lecture (05) Boolean Algebra and Logic Gates

Similar documents
Boolean Algebra and Logic Gates

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER

Chapter 2. Boolean Algebra and Logic Gates

Chap-2 Boolean Algebra

2.1 Binary Logic and Gates

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Chapter 2. Boolean Expressions:

2.6 BOOLEAN FUNCTIONS

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University


Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

Chapter 2 Boolean algebra and Logic Gates

Experiment 3: Logic Simplification

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Lecture (04) Boolean Algebra and Logic Gates

Lecture (04) Boolean Algebra and Logic Gates By: Dr. Ahmed ElShafee

CS8803: Advanced Digital Design for Embedded Hardware

ELCT201: DIGITAL LOGIC DESIGN

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

Gate Level Minimization Map Method

Combinational Logic & Circuits

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

DIGITAL CIRCUIT LOGIC UNIT 7: MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

ELCT201: DIGITAL LOGIC DESIGN

IT 201 Digital System Design Module II Notes

Software Engineering 2DA4. Slides 2: Introduction to Logic Circuits

SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY,DHENKANAL LECTURE NOTES ON DIGITAL ELECTRONICS CIRCUIT(SUBJECT CODE:PCEC4202)

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

1. Mark the correct statement(s)

Lecture 5. Chapter 2: Sections 4-7

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Experiment 4 Boolean Functions Implementation

Code No: R Set No. 1

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

QUESTION BANK FOR TEST

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Code No: R Set No. 1

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

Combinational Logic Circuits

Circuit analysis summary

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

Summary. Boolean Addition

DIGITAL ELECTRONICS. Vayu Education of India

Binary logic. Dr.Abu-Arqoub

Announcements. Chapter 2 - Part 1 1

Hours / 100 Marks Seat No.

Gate Level Minimization

Variable, Complement, and Literal are terms used in Boolean Algebra.

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

Gate-Level Minimization

Code No: 07A3EC03 Set No. 1

Chapter 3. Boolean Algebra and Digital Logic

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Computer Organization

Chapter 3. Gate-Level Minimization. Outlines

Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

Contents. Chapter 3 Combinational Circuits Page 1 of 34

Chapter 2: Combinational Systems

211: Computer Architecture Summer 2016

2008 The McGraw-Hill Companies, Inc. All rights reserved.

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Chapter 2 Logic Gates and Introduction to Computer Architecture

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

R10. II B. Tech I Semester, Supplementary Examinations, May

Unit-IV Boolean Algebra

Combinational Logic with MSI and LSI

Boolean Logic CS.352.F12

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali

Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits

Simplification of Boolean Functions

END-TERM EXAMINATION

DSAS Laboratory no 4. Laboratory 4. Logic forms

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

Digital Techniques. Lecture 1. 1 st Class

This presentation will..

TWO-LEVEL COMBINATIONAL LOGIC

Gate-Level Minimization

Review: Chip Design Styles

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

Boolean algebra. June 17, Howard Huang 1

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

Digital Logic Design (CEN-120) (3+1)

Review. EECS Components and Design Techniques for Digital Systems. Lec 03 Field Programmable Gate Arrays

Standard Forms of Expression. Minterms and Maxterms

Combinational Circuits

Introduction to Computer Architecture

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Code No: R Set No. 1

Chapter 8. 8 Minimization Techniques. 8.1 Introduction. 8.2 Single-Output Minimization Design Constraints

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

Boolean Analysis of Logic Circuits

Module -7. Karnaugh Maps

COMBINATIONAL LOGIC CIRCUITS

Transcription:

Lecture (05) Boolean Algebra and Logic Gates By: Dr. Ahmed ElShafee ١ Minterms and Maxterms consider two binary variables x and y combined with an AND operation. Since eachv ariable may appear in either form, there are four possible combinations: xy, x y, xy, and x y. Each of these four AND terms is called a minterm, or a standard product For any n variables can be combined to form 2 n minterms. The binary numbers from 0 to 2 n 1 are listed under the n variables n variables forming an OR term, provide 2 n possible combinations, called maxterms, or standard sums ٢

٣ A Boolean function can be expressed algebraically from a given truth table by forming a minterm for each combination of the variables that produces a 1 in the function and then taking the OR of all those terms. Any Boolean function can be expressed as a sum of minterms ٤

f1 in Table is determined by expressing the combinations 001, 100, and 111 as x y z, xy z, and xyz, respectively. Since each one of these minterms results in f1 = 1, ٥ ٦

The complement of f1 is, sum of minterms that produce 0 ٧ If we take the complement of f ٨

٩ Boolean functions expressed as a sum of minterms or product of maxterms are said to be in canonical form. ١٠

Expressing Boolean function as sum of minterm A. Sum of minterms Methods 1: If the function is not in this form, it can be made so by first expanding the expression into a sum of AND terms. Each term is then inspected to see if it contains all the variables. If it misses one or more variables, it is ANDed with an expression such as x + x, where x is one of the missing variables ١١ Example 01 Express the Boolean function F = A + B C as a sum of minterms. The function has three variables: A, B, and C. ١٢

The first term A is missing two variables This function is still missing one variable, so The second term BC is missing one variable; Combining all terms, we have ١٣ But AB C appears twice, and according to theorem (x + x = x), it is sometimes convenient to express the function in the following brief notation: stands for the ORing ١٤

Method 2: An alternative procedure for deriving the minterms of a Boolean function is to obtain the truth table of the function directly from the algebraic expression and then read the minterms from the truth table ١٥ Example 01 Express the Boolean function F = A + B C as a sum of minterms. The function has three variables: A, B, and C. ١٦

From the truth table, we can then read the five minterms of ١٧ the function to be 1, 4, 5, 6, and 7. B. Products of maxterm To express a Boolean function as a product of maxterms, done by using the distributive law, x + yz = (x + y)(x + z). ١٨

Example 02 Express the Boolean function F = xy + x z as a product of maxterms. ١٩ The function has three variables: x, y, and z. Each OR term is missing one variable; therefore Combining all the terms and removing those which appear more than once ٢٠

convenient way to express this function is as follows ٢١ Conversion between Canonical Forms The complement of a function expressed as the sum of minterms equals the sum 0, which are missing from the original function if we take the complement of F by DeMorgan s theorem it is clear that the following relation holds ٢٢ maxterm with subscript j is a complement of the minterm with the same subscript j and vice versa

general conversion procedure: To convert from one canonical form to another, interchange the symbols and and list those numbers missing from the original form. Considering that the total number of minterms or maxterms is 2 n, ٢٣ Example 03 Express the Boolean function as a sum of minterms. And product of maxterms ٢٤

٢٥ c. Standard Forms function may contain one, two, or any number of literals Form sum of products or products of sums. logic diagram of a sum of products expression consists of a group of AND gates followed by a single OR gate. logic diagram of a product of sum expression consists of a group of OR gates followed by a single AND gate. ٢٦

2 ٢٧ Standard sum-of-product Nonstandard form ٢٨

Other logic Operations there are 2 2n functions for n binary variables for two variables, n = 2, and the number of possible Boolean functions is 16. the AND and OR functions are only 2 of a total of 16 possible functions formed with two binary variables to find the other 14 functions, The truth tables for the 16 functions formed with two binary variables, each colulm contains one possible function for the two variables, x and y. ٢٩ The 16 functions listed can be subdivided into three categories: 1. Two functions that produce a constant 0 or 1. 2. Four functions with unary operations: complement and transfer. 3. Ten functions with binary operators that define eight different operations: AND, OR, NAND, NOR, exclusive OR, equivalence, inhibition, and implication. ٣٠

٣١ Digital logic gates ٣٢

٣٣ All gates except for the inverter and buffer can be extended to have more than two inputs. The NAND and NOR functions are commutative but not associative ٣٤

٣٥ he multiple NOR (or NAND) gate as a complemented OR (or AND) gate ٣٦

expression is obtained from one of DeMorgan s theorems. It also shows that an expression in sum of products form can be implemented with NAND gates. ٣٧ exclusive OR and equivalence gates are both commutative and associative and can be extended to more than two inputs. is normally implemented by cascading two input gates, ٣٨

INTEGRATED CIRCUITS An integrated circuit (IC) is fabricated on a die of a silicon semiconductor crystal, called a chip, containing the electronic components for constructing digital gates. Digital ICs are often categorized according to the complexity of their circuits, according to the number of logic gates in a single package. Small scale integration (SSI) devices contain several independent gates in a single package, The number of gates is usually fewer than 10 and is limited by the number of pins available in the IC. ٣٩ Medium scale integration (MSI) devices have a complexity of approximately 10 to 1,000 gates in a single package. Like decoders, adders, multiplexers, registers and counters Large scale integration (LSI) devices contain thousands of gates in a single package. such as processors, memory chips, and programmable logic devices. Very large scale integration (VLSI) devices now contain millions of gates within a single package Like large memory arrays and complex microcomputer ٤٠

Digital integrated circuits are classified by the specific circuit technology to which they belong TTL is a logic family that has been in use for many years and is considered to be standard. ECL has an advantage in systems requiring high speed operation. MOS is suitable for circuits that need high component density ٤١ CMOS is preferable in systems requiring low power consumption, such as digital cameras, personal media players, and other handheld portable devices, are essential for VLSI design ٤٢

IC specs: Fan out specifies the number of standard loads that the output of a typical gate Fan in is the number of inputs available in a gate. Power dissipation is the power consumed by the gate that must be available from the power supply. Propagation delay is the average transition delay time for a signal to propagate from input to output. ٤٣ VLSI: The design of digital systems with VLSI circuits containing millions of transistors and gates is an enormous and difficult task. Task is impossible to develop and verify without the assistance of computer aided design (CAD) tools, Electronic design automation (EDA) covers all phases of the design of integrated circuits. CAD systems include an editing program for creating and modifying schematic diagrams called schematic capture ٤٤

Custom made ICs There are a variety of options available for creating the physical realization of a digital circuit in silicon. The designer can choose between an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), a programmable logic device (PLD), and a full custom IC. Hardware description language (HDL), a computer programming language, but is specifically oriented to describing digital hardware ٤٥ Thanks,.. See you next week (ISA), ٤٦