Rev. No. History Issue Date Remark

Similar documents
A23W8308. Document Title 262,144 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark

LP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp.

MX27C K-BIT [32K x 8] CMOS EPROM FEATURES GENERAL DESCRIPTION BLOCK DIAGRAM PIN CONFIGURATIONS PIN DESCRIPTION

My-MS. MM27C ,072 x 8 CMOS EPROM PRELIMINARY INFORMATION ISSI IS27C010 FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM

Rev. No. History Issue Date Remark

AT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations

2-Megabit (256K x 8) 5-volt Only CMOS Flash Memory AT29C020. Features. Description. Pin Configurations

Am27C128. Advanced Micro Devices. 128 Kilobit (16,384 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

AT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations

Am27C020. Advanced Micro Devices. 2 Megabit (262,144 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

Am27C512. Advanced Micro Devices. 512 Kilobit (65,536 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

ICE27C Megabit(128KX8) OTP EPROM

Am27C Megabit (131,072 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM

LP62S16256G-I Series. Document Title 256K X 16 BIT LOW VOLTAGE CMOS SRAM. Revision History. Rev. No. History Issue Date Remark

FEATURES. Single Power Supply Operation - Low voltage range: 2.70 V V

AS6C K X 8 BIT LOW POWER CMOS SRAM

AT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations

128Kx8 CMOS MONOLITHIC EEPROM SMD

CMOS SRAM. K6T4008C1B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.

4Mbit, 512KX8 5V Flash Memory (Monolithic)

4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Rev. No. History Issue Date Remark

64K x 16 1Mb Asynchronous SRAM

AS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb

4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Rev. No. History Issue Date Remark

512K bitstwo-wire Serial EEPROM

1-Megabit (128K x 8) 5-volt Only Flash Memory AT29C010A. Features. Description. Pin Configurations

64Mbit, 2MX32 3V Flash Memory Module

ISSI Preliminary Information January 2006

8K X 8 BIT LOW POWER CMOS SRAM

IDT71016S/NS. CMOS Static RAM 1 Meg (64K x 16-Bit)

CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,024 X 9, 2,048 X 9, 4,096 x 9 and 8,192 x 9

A24C02. AiT Semiconductor Inc. ORDERING INFORMATION

W27E257 32K 8 ELECTRICALLY ERASABLE EPROM GENERAL DESCRIPTION FEATURES PIN CONFIGURATIONS BLOCK DIAGRAM PIN DESCRIPTION

A29001/ Series. 128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory. Document Title. Revision History. AMIC Technology, Corp.

CMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

LY68L M Bits Serial Pseudo-SRAM with SPI and QPI

AT24C01A/02/04/08/16. 2-Wire Serial CMOS E 2 PROM. Features. Description. Pin Configurations. 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8)

A24C08. AiT Semiconductor Inc. ORDERING INFORMATION

Pm39F010 / Pm39F020 / Pm39F040

256K x 16 4Mb Asynchronous SRAM

MB85R M Bit (128 K 8) Memory FRAM CMOS DS E DESCRIPTIONS FEATURES FUJITSU SEMICONDUCTOR DATA SHEET

Rev. No. History Issue Date Remark

MB85R K (32 K 8) Bit. Memory FRAM DS E CMOS DESCRIPTIONS FEATURES PACKAGES FUJITSU SEMICONDUCTOR DATA SHEET

A29040D Series. 512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory. Document Title. Revision History. AMIC Technology, Corp.

512K x 8 4Mb Asynchronous SRAM

A24C64. AiT Semiconductor Inc. ORDERING INFORMATION

16Mb(1M x 16 bit) Low Power SRAM

White Electronic Designs

Am27C Kilobit (8 K x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP

A29010 Series. 128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory. Document Title. Revision History. AMIC Technology, Corp.

512KX8 CMOS S-RAM (Monolithic)

4Mb Async. FAST SRAM Specification

IDT71V124SA/HSA. 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout

MOS INTEGRATED CIRCUIT

Pm39LV512 / Pm39LV010 / Pm39LV020 / Pm39LV040

CMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout

Am27C Megabit (256 K x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP

MOS INTEGRATED CIRCUIT

4Mb Async. FAST SRAM A-die Specification

ISSI IS25C02 IS25C04 2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM FEATURES DESCRIPTION. Advanced Information January 2005

A67L1618/A67L0636 Series

D0 - D8 INPUT REGISTER. RAM ARRAY 64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 OUTPUT REGISTER RESET LOGIC RCLK REN1

SPANSION Flash Memory Data Sheet

4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations

FM Kb Bytewide FRAM Memory

3.3 Volt CMOS Bus Interface 8-Bit Latches

Am27C Megabit (128 K x 16-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP

3.3V CMOS Static RAM for Automotive Applications 4 Meg (256K x 16-Bit)

16Mbit, 512KX32 CMOS S-RAM MODULE

MOS INTEGRATED CIRCUIT

DatasheetArchive.com. Request For Quotation

16Mbit, 512KX32 CMOS S-RAM MODULE

ACT S512K32 High Speed 16 Megabit SRAM Multichip Module

1-Megabit (128K x 8) Low Voltage Paged Parallel EEPROMs AT28LV010

93C76/86. 8K/16K 5.0V Microwire Serial EEPROM FEATURES DESCRIPTION PACKAGE TYPES BLOCK DIAGRAM

IS62WV12816DALL/DBLL IS65WV12816DALL/DBLL

IS62/65WVS5128GALL IS62/65WVS5128GBLL. 512Kx8 LOW VOLTAGE, FAST SERIAL SRAM with SPI, SDI and SQI INTERFACE KEY FEATURES DESCRIPTION

1-megabit (64K x 16) 5-volt Only Flash Memory AT49F1024A Features Description Pin Configurations

128Mbit, 4MX32 5V Flash Memory Module

SPANSION Flash Memory Data Sheet

SPANSION Flash Memory Data Sheet

LY61L102416A 1024K X 16 BIT HIGH SPEED CMOS SRAM

AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

IS62/65WVS1288GALL IS62/65WVS1288GBLL. 128Kx8 LOW VOLTAGE, FAST SERIAL SRAM with SPI, SDI and SQI INTERFACE KEY FEATURES DESCRIPTION MAY 2018

128K 8 CMOS FLASH MEMORY

ATF16V8B. High Performance Flash PLD. Features. Block Diagram. Description. Pin Configurations

CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9

IS62/65WVS1288FALL IS62/65WVS1288FBLL. 128Kx8 LOW VOLTAGE, SERIAL SRAM with SPI, SDI and SQI INTERFACE DESCRIPTION

MX23L M-BIT MASK ROM (8/16-BIT OUTPUT) FEATURES PIN CONFIGURATION PIN DESCRIPTION 44 SOP ORDER INFORMATION

256Kx72 Synchronous Pipeline SRAM

128K 8 CMOS FLASH MEMORY

VSS VSS D15/A-1 D7 D14 D6 D13 D5 D12 D4 VCC VCC VSS VSS NC A18 A17 A7 A6 A5 A4 A3 A2 A1 A0 CE BYTE A16 A15 A14 A13 A12 A11 A10 A19 VSS A21 A20

HT24LC02A CMOS 2K 2-Wire Serial EEPROM

MX29F1615 PRELIMINARY. 16M-BIT [2M x8/1m x16] CMOS SINGLE VOLTAGE FLASH EEPROM FEATURES GENERAL DESCRIPTION

SRAM Card with Two Rechargeable Batteries

CMOS PARALLEL-TO-SERIAL FIFO 1,024 x 16

256K (32K x 8) 3-volt Only Flash Memory

DIP Top View VCC WE A17 NC A16 A15 A12 A14 A13 A8 A9 A11 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 I/O1 I/O2 GND.

LY62L K X 16 BIT LOW POWER CMOS SRAM

TK28F K (64K X 8) CMOS FLASH MEMORY

Transcription:

Preliminary 512K X 8 OTP CMOS EPROM Document Title 512K X 8 OTP CMOS EPROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue June 17, 1998 Preliminary 1.0 Change CE from VIL to VIH during program verify mode July 27, 1998 Change 32-pin SOP package type to 32-pin TSOP type I 1.1 Change program verify mode VCC from 6.25V to VCC December 16, 1998 PRELIMINARY (December, 1998, Version 1.1) AMIC Technology, Inc.

Preliminary 512K X 8 OTP CMOS EPROM Features 524,288 X 8 bit organization Programming voltage: 12.75V Access time: 55/70/90 ns (max.) Current: Operating: 30mA (max.) at 5MHz Standby: 100µA (max.) General Description The A279308 chip is a high-performance 4,194,304 bit one-time programmable read only memory (OTP EPROM) organized as 512K by 8 bits. The A279308 requires only 5V power supply in normal read mode Pin Configurations All inputs and outputs are directly TTL-compatible Available in 32-pin DIP/TSOP and 32-PLCC packages operation and any input signals are TTL levels. The A279308 is available in industry standard 32 pin dual-inline, 32 lead TSOP and 32 lead PLCC packages. DIP TSOP (Type I) PLCC VPP 1 32 VCC A12 A15 A16 VPP VCC A18 A17 A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 2 3 4 5 6 7 8 9 10 11 12 13 A279308 31 A18 30 A17 29 A14 28 A13 27 A8 26 A9 25 A11 24 OE 23 A10 22 CE 21 I/O7 20 I/O6 A11 1 A9 2 A8 3 A13 4 A14 5 A17 6 A18 7 8 9 VCC VPP A16 A15 A12 A7 A6 A5 A4 10 11 12 13 14 15 16 ~ ~ A279308V 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 OE A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 VSS I/O2 I/O1 I/O0 A0 A1 A2 A3 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 5 6 7 8 9 10 11 12 13 14 4 3 2 1 32 31 A279308L 15 16 17 18 19 20 30 29 28 27 26 25 24 23 22 21 A14 A13 A8 A9 A11 OE A10 CE I/O7 I/O1 14 19 I/O5 I/O2 15 18 I/O4 I/O1 I/O2 GND I/O3 I/O4 I/O5 I/O6 GND 16 17 I/O3 PRELIMINARY (December, 1998, Version 11) 1 AMIC Technology, Inc.

Pin Configurations Pin Name A0-A18 I/O0-I/O7 CE OE NC VPP VCC GND Function Address Inputs Data Inputs / Outputs Chip Enable Output Enable No Internal Connection Program Power Supply Power Supply Ground Operating Modes and Truth Table Mode CE OE A0 A1 A9 VPP VCC I/O7-I/O0 Read VIL VIL X X X VCC VCC Data Out Output Disable VIL VIH X X X VCC VCC Hi-Z Standby VIH X X X X VCC VCC Hi-Z Program VIL VIH X X X 12.75V 6.25V Data In Program Verify VIH VIL X X X 12.75V VCC Data Out Program Inhibit VIH VIH X X X 12.75V 6.25V Hi-Z Manufacturer Code (3) VIL VIL VIL VIL VID VCC VCC 37H Device Code (3) VIL VIL VIH VIL VID VCC VCC 41H Continuation Code (3) VIL VIL VIL VIH VID VCC VCC 7FH Notes: 1. X = Either VIH or VIL. 2. VID = 12V ± 0.5V. 3. A2 ~ A8 = A10 ~ A18 = VIL (For auto identification) PRELIMINARY (December, 1998, Version 1.1) 2 AMIC Technology, Inc.

Functional Description Read Mode The A279308 has two control functions, both of which must be logically active in order to obtain data at the outputs. CE is the power control and should be used for device selection. OE is the output control and should be used to data to the output pins, which is independent of device selection. Assuming that addresses are stable, address access time (taa) is equal to the delay from CE to output (tce). Data is available at the output after a delay (toe) from the falling edge of OE, as long as CE has been low and the addresses have been stable for at least taa - toe. Standby Mode The A279308 has a standby mode which reduces the active current from 30mA to 100µA. The A279308 is placed in the standby mode by applying a CMOS high signal to CE. When in the standby mode, the output are in a high impedance state, independent of the OE. Auto Identify Mode The auto identify mode allows the reading out of a binary code from a EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. To activate the mode, the programming equipment must apply 12.0V ± 0.5V on address line A9 of the A279308. Three identification code can be read from data output pin by toggling A0 and A1. The Other addresses must be held at VIL during this mode. Byte 0 (with A0 at VIL, A1 at VIL) represents the manufacturer code which is 37H. Byte 1 and Byte 2 represent the device code and continuation code, which is 41H and 7FH respectively. All identifiers for these codes will possess odd parity, with MSB (IO7) defined the parity bit. Absolute Maximum Ratings* Ambient Operating Temperature (TA).... -10 C to +85 C Storage Temperature Plastic Package (T STG).......................................... -55 C to 125 C Applied Input Voltage (VI): All Pins Except A9, VPP and VCC.......................................... -0.6V to VCC + 0.6V A9, VPP........................ -0.6V to 13.5V VCC............................ -0.6V to 7.0V Output Voltage (VO)............ -0.6V to 7.0V (Note 1) *Comments Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability. Notes: 1. During voltage transitions, the input may undershoot GND to -2.0V for periods less than 20 ns. Maximum DC voltage on input and I/O may overshoot to VCC + 2.0V for periods less than 20 ns. 2. When transitions, A9 and VPP may undershoot GND to -2.0V for periods less than 20 ns. Maximum DC input voltage on A9 and VPP is +13.5V which may overshoot to 14.0V for period less than 20 ns. PRELIMINARY (December, 1998, Version 1.1) 3 AMIC Technology, Inc.

Read Mode DC Electrical Characteristics (Ta = 0 C to 70 C, VCC = 5V ± 10%, VPP = VCC) Symbol Parameter Min. Max. Unit Conditions VOH Output High Voltage 2.4 V IOH = -400µA VOL Output Low Voltage 0.4 V IOL = 2.1mA VIH Input High Voltage 2.0 VCC + 0.5 V VIL Input Low Voltage -0.5 0.8 V ILI Input Leakage Current -1 +1 µa VCC = max. Vin = 0V to VCC ILO Output Leakage Current -1 +1 µa VCC = max. Vout = 0V to VCC ICC VCC Read Operating Current 30 ma VCC = max. CE = VIL, OE = VIL Iout = 0mA, at 5MHz ISB VCC Standby Current (TTL) 1 ma VCC = max. CE = VIH ISB1 VCC Standby Current (CMOS) 100 µa VCC = max. CE = VCC - 0.2V IPP VPP Current During Read 10 µa CE = OE = VIL, VPP = VCC IID A9 Auto Select Current 100 µa A9 = VID, VCC = max. Capacitance (TA = 25 C, f = 1.0MHz) Symbol Parameter Min. Max. Unit Conditions CIN Input Capacitance 8 pf VIN = 0V COut Output Capacitance 8 pf VOut = 0V * These parameters are sampled and not 100% tested. PRELIMINARY (December, 1998, Version 1.1) 4 AMIC Technology, Inc.

Read Mode AC Characteristics (Ta = 0 C to 70 C, VCC = 5V ± 10%, VPP = VCC) Symbol Parameter 55ns 70ns 90ns Unit Min. Max. Min. Max. Min. Max. tcyc Cycle Time 55 70 90 ns taa Address Access Time 55 70 90 ns tce Chip Enable Access Time 55 70 90 ns toe Output Enable Access Time 30 35 40 ns toh Output Hold after Address, CE or OE, whichever Occurred First 0 0 0 ns thz Output High Z Delay 20 20 25 ns Read Mode Switching Waveforms tcyc ADDRESS Address Valid CE tce OE thz taa toe toh OUTPUT Valid Output High-Z PRELIMINARY (December, 1998, Version 1.1) 5 AMIC Technology, Inc.

AC Measurement Conditions for 55 ns 1 Input Rise and Fall Times 10 ns 2 Input Pulse Voltage: 0V to 3Volt 3 Input and Output Timing Ref. Voltage: 1.5Volt 3.0V 0V INPUT TEST 1.5V 1.5V POINTS OUTPUT for 70/90 ns 1 Input Rise and Fall Times 10 ns 2 Input Pulse Voltage: 0.4V to 2.4Volt 3 Input and Output Timing Ref. Voltage: 0.8V to 2.0Volt 2.4V 0.4V AC Testing Load Circuit INPUT 2.0V TEST 2.0V 0.8V POINTS 0.8V OUTPUT 1.3V 1N914 3.3KΩ DEVICE UNDER TEST OUT CL = 30pF or 100pF CL = 30pF for 55 ns CL = 100pF for 70/90 ns CL includes JIG capacitance PRELIMINARY (December, 1998, Version 1.1) 6 AMIC Technology, Inc.

Programming and Program Verify The programming flowchart is shown in Page 10. The A279308 is shipped with all bits being set to "1". Programming causes relevant bits to be changed to "0". The programming mode is started by setting VCC to +6.25V and VPP to +12.75V, while CE is at VIL and OE is at VIH. Data to be programmed can be directly input in the 8 bit format through the data bus. The write programming algorithm reduces programming time by using 100µs pulse followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not pass the verification, an additional pulse programming is applied for a maximum of 25 pulses. On completion of 1 byte programming and, The verified address is incremented. After the final address is completed, all bytes are verified again with VCC = 5.0 Volt. Program Inhibit This mode is used to program one of multiple A279308 whose OE, VPP, VCC, address bus and data bus are connected in parallel. When programming is performed, other A279308 can be inhibited from being programmed by setting their CE and OE pins to VIH. Programming Mode DC Characteristics (Ta = 0 C to 70 C, VCC = 6.25V ± 0.25V, VPP = 12.75V ± 0.25V) Symbol Parameter Min. Max. Unit Test Conditions VOH Output High Voltage 2.4 V IOH = -400µA VOL Output Low Voltage 0.4 V IOL = 2.1mA VIH Input High Voltage 2.0 VCC + 0.5 V VIL Input Low Voltage -0.5 0.8 V ILI Input Leakage Current -1 +1 µa VCC = max. Vin = 0V to VCC ICC VCC Current During Program 50 ma IPP VPP Current During Program 50 ma CE = VIL VID A9 Auto Select Voltage 11.5 12.5 V A9 = VID VCC1 Programming Supply Voltage 6.0 6.5 V VPP1 Programming Voltage 12.5 13 V Note: VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP. PRELIMINARY (December, 1998, Version 1.1) 7 AMIC Technology, Inc.

Programming Mode AC Characteristics (Ta = 0 C to 70 C, VCC= 6.25V ± 0.25V, VPP = 12.75V ± 0.25V) Symbol Parameter Min. Max. Unit tas Address Valid to Program Low 2 µs tds Input Valid to Program Low 2 µs tvps VPP High to Program Low 2 µs tvcs VCC High to Program Low 2 µs tpw Program Pulse Width 95 105 µs tdh Program High to Input transition 2 µs toes OE Set up Time 2 µs toe OE Low to Output Valid 100 ns tohz OE High to Output Hi-Z 130 ns tah OE High to Address Transition 0 ns tce Chip Enable Access Time 100 ns PRELIMINARY (December, 1998, Version 1.1) 8 AMIC Technology, Inc.

Programming and Verify Mode AC Waveforms VIH PROGRAM PROGRAM VERIFY ADDRESS VIL VALID tas DATA DATA IN DATA OUT tds tdh VPP1 VPP VCC tvps toe tohz VCC1 VCC VCC tvcs tah tpw VIH CE VIL toes VIH OE VIL PRELIMINARY (December, 1998, Version 1.1) 9 AMIC Technology, Inc.

Programming Flowchart START ADDRESS=FIRST LOCATION INTERACTIVE SECTION VCC=6.25V VPP=12.75V X = 0 PROGRAM ONE 100µs PULSE INCREMENT X X = 25? YES NO FAIL VERIFY BYTE VERIFY BYTE FAIL PASS PASS INCREMENT ADDRESS NO LAST ADDRESS YES VCC=VPP=5.0V VERIFY SECTION VERIFY ALL BYTES? FAIL DEVICE FAILED PASS DEVICE PASSED PRELIMINARY (December, 1998, Version 1.1) 10 AMIC Technology, Inc.

Ordering Information Part No. Access Time (ns) Operating Current Max. (ma) at 5MHz Standby Current Max. (µa) Package A279308-55 55 30 100 32Pin DIP A279308V-55 55 30 100 32Pin TSOP (I) A279308L-55 55 30 100 32Pin PLCC A279308-70 70 30 100 32Pin DIP A279308V-70 70 30 100 32Pin TSOP (I) A279308L-70 70 30 100 32Pin PLCC A279308-90 90 30 100 32Pin DIP A279308V-90 90 30 100 32Pin TSOP (I) A279308L-90 90 30 100 32Pin PLCC PRELIMINARY (December, 1998, Version 1.1) 11 AMIC Technology, Inc.

Package Information P-DIP 32L Outline Dimensions unit: inches/mm D 32 17 E 1 16 E1 C A A2 A1 Base Plane L Seating Plane B B1 e θ EA Symbol Dimensions in inches Dimensions in mm Min Nom Max Min Nom Max A - - 0.210 - - 5.334 A1 0.015 - - 0.381 - - A2 0.149 0.154 0.159 3.785 3.912 4.039 B - 0.018 - - 0.457 - B1-0.050 - - 1.270 - C - 0.010 - - 0.254 - D 1.645 1.650 1.655 41.783 41.91 42.037 E 0.537 0.542 0.547 13.64 13.767 13.894 E1 0.590 0.600 0.610 14.986 15.240 15.494 EA 0.630 0.650 0.670 16.002 16.510 17.018 e - 0.100 - - 2.540 - L 0.120 0.130 0.140 3.048 3.302 3.556 θ 0-15 0-15 Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E does not include resin fins. PRELIMINARY (December, 1998, Version 1.1) 12 AMIC Technology, Inc.

Package Information TSOP 32L TYPE I (8 X 20mm) Outline Dimensions unit: inches/mm D c A1 E A2 A e L θ LE HD Detail "A" Detail "A" D y S b Symbol Dimensions in inches Dimensions in mm Min Nom Max Min Nom Max A - - 0.047 - - 1.20 A 1 0.002-0.006 0.05-0.15 A 2 0.037 0.039 0.041 0.95 1.00 1.05 b 0.007 0.009 0.011 0.18 0.22 0.27 c 0.004-0.008 0.11-0.20 D 0.720 0.724 0.728 18.30 18.40 18.50 E - 0.315 0.319-8.00 8.10 e 0.020 BSC 0.50 BSC HD 0.779 0.787 0.795 19.80 20.00 20.20 L 0.016 0.020 0.024 0.40 0.50 0.60 LE - 0.032 - - 0.80 - S - - 0.020 - - 0.50 y - - 0.003 - - 0.08 θ 0-5 0-5 Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E does not include resin fins. 3. Dimension S includes end flash. PRELIMINARY (December, 1998, Version 1.1) 13 AMIC Technology, Inc.

Package Information PLCC 32L Outline Dimension unit: inches/mm 13 HD D 5 14 4 1 E HE 32 20 30 21 29 e GD b b1 D y A1 A2 A θ GE c L Symbol Dimensions in inches Dimensions in mm Min Nom Max Min Nom Max A - - 0.134 - - 3.40 A1 0.0185 - - 0.47 - - A2 0.105 0.110 0.115 2.67 2.80 2.93 b1 0.026 0.028 0.032 0.66 0.71 0.81 b 0.016 0.018 0.021 0.41 0.46 0.54 C 0.008 0.010 0.014 0.20 0.254 0.35 D 0.547 0.550 0.553 13.89 13.97 14.05 E 0.447 0.450 0.453 11.35 11.43 11.51 e 0.044 0.050 0.056 1.12 1.27 1.42 GD 0.490 0.510 0.530 12.45 12.95 13.46 GE 0.390 0.410 0.430 9.91 10.41 10.92 HD 0.585 0.590 0.595 14.86 14.99 15.11 HE 0.485 0.490 0.495 12.32 12.45 12.57 L 0.075 0.090 0.095 1.91 2.29 2.41 y - - 0.003 - - 0.075 θ 0-10 0-10 Notes: 1. Dimensions D and E do not include resin fins. 2. Dimensions GD & GE are for PC Board surface mount pad pitch design reference only. PRELIMINARY (December, 1998, Version 1.1) 14 AMIC Technology, Inc.