RISC (Reduced Instruction Set Computer)

Similar documents
Semiconductor Memories: RAMs and ROMs

Lecture 13: Memory and Programmable Logic

Concept of Memory. The memory of computer is broadly categories into two categories:

Lecture Objectives. Introduction to Computing Chapter 0. Topics. Numbering Systems 04/09/2017

Memory and Programmable Logic

Memory & Logic Array. Lecture # 23 & 24 By : Ali Mustafa

Module 5a: Introduction To Memory System (MAIN MEMORY)

Microcontroller Systems. ELET 3232 Topic 11: General Memory Interfacing

MEMORY BHARAT SCHOOL OF BANKING- VELLORE

Computer Organization and Assembly Language (CS-506)

UNIT V (PROGRAMMABLE LOGIC DEVICES)

Chapter 5 Internal Memory

Logic and Computer Design Fundamentals. Chapter 8 Memory Basics

8051 INTERFACING TO EXTERNAL MEMORY

William Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory

Lecture-7 Characteristics of Memory: In the broad sense, a microcomputer memory system can be logically divided into three groups: 1) Processor

Basic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types

Computer Organization

Internal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.

William Stallings Computer Organization and Architecture 6th Edition. Chapter 5 Internal Memory

Organization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition

Overview. Memory Classification Read-Only Memory (ROM) Random Access Memory (RAM) Functional Behavior of RAM. Implementing Static RAM

5 Computer Organization

Computer Organization. 8th Edition. Chapter 5 Internal Memory

COMPUTER STRUCTURE AND ORGANIZATION

ECE 341. Lecture # 16

Memories. Design of Digital Circuits 2017 Srdjan Capkun Onur Mutlu.

UNIT-V MEMORY ORGANIZATION

Chapter 4 Main Memory

Digital Design, Kyung Hee Univ. Chapter 7. Memory and Programmable Logic

Very Large Scale Integration (VLSI)

Introduction to Microcontrollers

Memory & Simple I/O Interfacing

Summer 2003 Lecture 18 07/09/03

Read and Write Cycles

ENGIN 112 Intro to Electrical and Computer Engineering

CS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng.

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422)

Mother Board And Its Components By :- IMRAN QURESHI

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)

CREATED BY M BILAL & Arslan Ahmad Shaad Visit:

CS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2017 Lecture 13

COMP2121: Microprocessors and Interfacing. Introduction to Microprocessors

Memory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University

Random Access Memory (RAM)

UNIT 2 (ECS-10CS72) VTU Question paper solutions

A Review of Chapter 5 and. CSc 2010 Spring 2012 Instructor: Qian Hu

Memory Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Chapter 6 (Lect 3) Counters Continued. Unused States Ring counter. Implementing with Registers Implementing with Counter and Decoder

CS Part III 1 Dr. Rajesh Subramanyan, 2005

Electricity: Voltage. Gate: A signal enters the gate at a certain voltage. The gate performs operations on it, and sends it out was a new signal.

Grundlagen Microcontroller Memory. Günther Gridling Bettina Weiss

Instruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU

The Central Processing Unit

Advanced Parallel Architecture Lesson 4 bis. Annalisa Massini /2015

Explain the functions of the main components of a basic computer system (Part 2) S. Neebar

Three-box Model: These three boxes need interconnecting (usually done by wiring known as a bus. 1. Processor CPU e.g. Pentium 4 2.

Basic Computer Architecture

k -bit address bus n-bit data bus Control lines ( R W, MFC, etc.)

Chapter One. Introduction to Computer System

Computer Fundamentals and Operating System Theory. By Neil Bloomberg Spring 2017

COMPUTER SYSTEM. COMPUTER SYSTEM IB DP Computer science Standard Level ICS3U. COMPUTER SYSTEM IB DP Computer science Standard Level ICS3U

Dec Hex Bin ORG ; ZERO. Introduction To Computing

COA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.

Embedded Systems Design: A Unified Hardware/Software Introduction. Outline. Chapter 5 Memory. Introduction. Memory: basic concepts

Embedded Systems Design: A Unified Hardware/Software Introduction. Chapter 5 Memory. Outline. Introduction

Introduction to general architectures of 8 and 16 bit micro-processor and micro-controllers

(Advanced) Computer Organization & Architechture. Prof. Dr. Hasan Hüseyin BALIK (5 th Week)

UNIT:4 MEMORY ORGANIZATION

Von Neumann architecture. The first computers used a single fixed program (like a numeric calculator).

Hardware Design with VHDL PLDs I ECE 443. FPGAs can be configured at least once, many are reprogrammable.

Memory memories memory

EE 308: Microcontrollers

MicroProcessor. MicroProcessor. MicroProcessor. MicroProcessor

Design and Implementation of an AHB SRAM Memory Controller

ECE 485/585 Microprocessor System Design

Chapter 2: Fundamentals of a microprocessor based system

Chapter 7: Processor and Memory

System Unit. By: Khadeeja Farkash

Contents. Memory System Overview Cache Memory. Internal Memory. Virtual Memory. Memory Hierarchy. Registers In CPU Internal or Main memory

Model EXAM Question Bank

Computer Architecture Dr. Charles Kim Howard University

THE MICROCOMPUTER SYSTEM CHAPTER - 2

Memory. Outline. ECEN454 Digital Integrated Circuit Design. Memory Arrays. SRAM Architecture DRAM. Serial Access Memories ROM

Memory classification:- Topics covered:- types,organization and working

Chapter 5: Computer Systems Organization

RTL Design (2) Memory Components (RAMs & ROMs)

Chapter 5: Computer Systems Organization. Invitation to Computer Science, C++ Version, Third Edition

CPEG300 Embedded System Design. Lecture 3 Memory

COMPUTER ARCHITECTURE

ELCT708 MicroLab Session #1 Introduction to Embedded Systems and Microcontrollers. Eng. Salma Hesham

Unit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic


COMPUTER BASICS Processing/Storage

P-2 Digital Design & Applications

Computer Systems Organization

Sir Sadiq s computer notes for class IX. Chapter no 4. Storage Devices

CS 320 February 2, 2018 Ch 5 Memory

Computer Organization. Chapter 12: Memory organization

1. Explain in detail memory classification.[summer-2016, Summer-2015]

Transcription:

RISC (Reduced Instruction Set Computer) Reduced Instruction Set Computing (RISC), is a microprocessor CPU design philosophy that favors a smaller and simpler set of instructions that all take about the same amount of time to execute. Instruction Pipeline Instruction pipelining is a method for increasing the throughput of a digital circuit, particularly a CPU, and implements a form of instruction level parallelism. The idea is to divide the logic into stages, and to work on different data within each stage. If you have two loads of laundry to do, you can either wash the first load and then dry the first load, before moving onto the next, or, you can wash the first load, and when you put it in to dry, you can put the next load into wash. If each step takes 20 minutes, then you will finish in 60 minutes instead of 80. A pipelined digital circuit works the same way. Data enters the first stage, and takes some time to process. When the data finishes the first stage, the clock ticks, and the intermediate results are latched into registers at the head of the next stage, while the next set of data enters the beginning of the first stage.

Harvard Architecture The term Harvard architecture originally referred to computer architectures that used physically separate storage and signal pathways for their instructions and data (in contrast to the von Neumann architecture). In a computer with a von Neumann architecture, the CPU can be either reading an instruction or reading/writing data from/to the memory. Both cannot occur at the same time since the instructions and data use the same signal pathways and memory. In a computer with Harvard architecture, the CPU can read both an instruction and data from memory at the same time. A computer with Harvard architecture can be faster because it is able to fetch the next instruction at the same time it completes the current instruction. Speed is gained at the expense of more complex electrical circuitry. Types of Memories Volatile -Memory units lose the stored information when power is turned off. Random access Memory (RAM)-each word occupy one particular location. the access time is always the same. Static RAM -The stored information remains valid as long as power is applied to the unit. Static RAM is easier to use and has shorter read and write cycles. Dynamic RAM-The capacitors must be periodically recharged by refreshing the dynamic memory. Dynamic RAM offers reduced power consumption and larger storage capacity. Nonvolatile-A nonvolatile memory retains its stored information after removal of power. Magnetic disk ROM (Read Only Memory)

Random-Access Memory The address lines select one particular word. A decoder inside the memory accepts this address and opens the paths needed to select the word specified Content of a 1024x16 Memory The 1K * 16 memory has 10 bits in the address and 16 bits in each word

Write and Read Operations Write operation 1. Transfer the binary address of the desired word to the address lines. 2. Transfer the data bits that must be stored in memory to the data input lines. 3. Activate the write input Read operation 1. Transfer the binary address of the desired word to the address lines. 2. Activate the read input Memory Decoding The equivalent logic of a binary cell that stores one bit of information The binary cell stores one bit in its internal flip-flop It has three inputs and one output. The read/write input determines the cell operation when it is selected. 1/0

Internal Construction 4 words of 4 bits =16 binary cells Read-Only Memory ROM = AND gates connected as a decoder + a number of OR gates

ROM Truth Table (Partial) Combinational Circuit Implementation 1 0

Types of ROMs PROM: Programmable Read-Only Memory Irreversible and permanent EPROM(Erasable PROM) can be restructured to the initial value (UV light->discharge) EEPROM(Electrically erasable PROM) can be erased with electrical signals instead of ultra violet light. EEPROM vs. Flash Memory EEPROM 1 바이트 write 할때마다수 ms 이상이소요됨 실시간으로사용되는변수를저장하는메모리나스택메모리로사용불가능 오랫동안저장하고, 주로읽어사용하는기능, 전원을꺼도유지되는중요한설정값저장용도로사용 Flash Memory 페이지모드 writing 기능만을가지는 EEPROM 바이트단위로 read 가능, but block (page, sector) 단위로만 write 가능 Block 크기 : 64, 128, 256 바이트 ~ 128KB EEPROM 보다메모리셀의구조가간단하여훨씬대용량의메모리소자를만드는데적합 1 개의 block 전체를 write 하는데수 ms 정도걸리므로, 대용량데이터를 write 하는경우에 EEPROM 보다훨씬빠르다