Prof. Kavita Bala and Prof. Hakim Weatherspoon CS 3410, Spring 2014 Computer Science Cornell University. P&H Chapter 4.9, pages , appendix A.

Similar documents
Traps, Exceptions, System Calls, & Privileged Mode

Traps, Exceptions, System Calls, & Privileged Mode

Hakim Weatherspoon CS 3410 Computer Science Cornell University

Syscalls, exceptions, and interrupts, oh my!

Anne Bracy CS 3410 Computer Science Cornell University

Anne Bracy CS 3410 Computer Science Cornell University

Traps, Exceptions, System Calls, & Privileged Mode!

Lec 22: Interrupts. Kavita Bala CS 3410, Fall 2008 Computer Science Cornell University. Announcements

Hardware OS & OS- Application interface

P & H Chapter 5.7 (up to TLBs) Prof. Hakim Weatherspoon CS 3410, Spring 2015 Computer Science Cornell University

Prof. Kavita Bala and Prof. Hakim Weatherspoon CS 3410, Spring 2014 Computer Science Cornell University. See P&H 2.8 and 2.12, and A.

Virtual Memory. P & H Chapter 5.4 (up to TLBs) Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University

Anne Bracy CS 3410 Computer Science Cornell University

Anne Bracy CS 3410 Computer Science Cornell University

Prelim 3 Review. Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University

Lecture 11: Interrupt and Exception. James C. Hoe Department of ECE Carnegie Mellon University

Prelim 3 Review. Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University

Calling Conventions. Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University. See P&H 2.8 and 2.12

Virtual Memory 3. Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University. P & H Chapter 5.4

See P&H 2.8 and 2.12, and A.5-6. Prof. Hakim Weatherspoon CS 3410, Spring 2015 Computer Science Cornell University

Hakim Weatherspoon CS 3410 Computer Science Cornell University

Anne Bracy CS 3410 Computer Science Cornell University

CSE 153 Design of Operating Systems

Caches (Writing) P & H Chapter 5.2 3, 5.5. Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University

The Kernel Abstraction

Caches (Writing) P & H Chapter 5.2 3, 5.5. Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University

Virtual Memory Review. Page faults. Paging system summary (so far)

CSE 153 Design of Operating Systems Fall 18

CSE 120 Principles of Operating Systems

Calling Conventions. See P&H 2.8 and Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University

Protection and System Calls. Otto J. Anshus

Virtual Memory. CS 3410 Computer System Organization & Programming. [K. Bala, A. Bracy, E. Sirer, and H. Weatherspoon]

CSE 120 Principles of Operating Systems

Lecture 2: Architectural Support for OSes

Operating Systems CMPSCI 377 Spring Mark Corner University of Massachusetts Amherst

Virtual Memory. CS 3410 Computer System Organization & Programming

Virtual Memory 2. Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University. P & H Chapter 5.4

Operating Systems. Operating System Structure. Lecture 2 Michael O Boyle

Lecture 4: Mechanism of process execution. Mythili Vutukuru IIT Bombay

Inf2C - Computer Systems Lecture 16 Exceptions and Processor Management

Last 2 Classes: Introduction to Operating Systems & C++ tutorial. Today: OS and Computer Architecture

Administrivia. Lab 1 due Friday 12pm. We give will give short extensions to groups that run into trouble. But us:

COS 318: Operating Systems. Overview. Prof. Margaret Martonosi Computer Science Department Princeton University

Architectural Support for Operating Systems

RISC Pipeline. Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University. See: P&H Chapter 4.6

CS5460: Operating Systems

The Kernel Abstraction. Chapter 2 OSPP Part I

Sandboxing Untrusted Code: Software-Based Fault Isolation (SFI)

EE 457 Unit 8. Exceptions What Happens When Things Go Wrong

Translation Buffers (TLB s)

a) Do exercise (5th Edition Patterson & Hennessy). Note: Branches are calculated in the execution stage.

EE 109 Unit 15 Subroutines and Stacks

What are Exceptions? EE 457 Unit 8. Exception Processing. Exception Examples 1. Exceptions What Happens When Things Go Wrong

CS 5460/6460 Operating Systems

Virtual Machines & the OS Kernel

9/19/18. COS 318: Operating Systems. Overview. Important Times. Hardware of A Typical Computer. Today CPU. I/O bus. Network

Review: Hardware user/kernel boundary

COS 318: Operating Systems

CS 537 Lecture 2 Computer Architecture and Operating Systems. OS Tasks

Do-While Example. In C++ In assembly language. do { z--; while (a == b); z = b; loop: addi $s2, $s2, -1 beq $s0, $s1, loop or $s2, $s1, $zero

CSE 451: Operating Systems Winter Module 2 Architectural Support for Operating Systems

Lecture 2 Fundamental OS Concepts. Bo 2018, Spring

Even coarse architectural trends impact tremendously the design of systems. Even coarse architectural trends impact tremendously the design of systems

Virtual Machines & the OS Kernel

POLITECNICO DI MILANO. Exception handling. Donatella Sciuto:

Virtual Machines & the OS Kernel

The OS and Multitasking: An Example

Computer architecture. A simplified model

CSC369 Lecture 2. Larry Zhang, September 21, 2015

CS 316: Procedure Calls/Pipelining

LECTURE 3: THE PROCESSOR

Pipeline Control Hazards and Instruction Variations

Introduction to the Process David E. Culler CS162 Operating Systems and Systems Programming Lecture 2 Sept 3, 2014

Even coarse architectural trends impact tremendously the design of systems

The UtePC/Yalnix Memory System

EE 109 Unit 17 - Exceptions

Main Memory: Address Translation

Operating Systems ECE344

John Wawrzynek & Nick Weaver

OS Structure. Hardware protection & privilege levels Control transfer to and from the operating system

CSE 560 Computer Systems Architecture

Architecture and OS. To do. q Architecture impact on OS q OS impact on architecture q Next time: OS components and structure

Virtual Memory. Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University

Chapter 5 B. Large and Fast: Exploiting Memory Hierarchy

200 points total. Start early! Update March 27: Problem 2 updated, Problem 8 is now a study problem.

There are different characteristics for exceptions. They are as follows:

CPS104 Computer Organization and Programming Lecture 17: Interrupts and Exceptions. Interrupts Exceptions and Traps. Visualizing an Interrupt

Page 1, 5/4/99 8:22 PM

EECS 482 Introduction to Operating Systems

CS 61C: Great Ideas in Computer Architecture Virtual Memory. Instructors: John Wawrzynek & Vladimir Stojanovic

Operating Systems and Interrupts/Exceptions

CS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2018 Lecture 24

Virtual Memory. Patterson & Hennessey Chapter 5 ELEC 5200/6200 1

COMPUTER ORGANIZATION AND DESIGN

Chap.6 Limited Direct Execution. Dongkun Shin, SKKU

Notes Interrupts and Exceptions. The book uses exception as a general term for all interrupts...

Dan Noé University of New Hampshire / VeloBit

Full Datapath. Chapter 4 The Processor 2

TCSS 422: OPERATING SYSTEMS

CS399 New Beginnings. Jonathan Walpole

Transcription:

Prof. Kavita Bala and Prof. Hakim Weatherspoon CS 3410, Spring 2014 Computer Science Cornell University P&H Chapter 4.9, pages 445 452, appendix A.7

Heartbleed is a security bug in the open-source OpenSSL cryptography library, widely used to implement the Internet's Transport Layer Security (TLS) protocol. worst vulnerability found since commercial traffic began to flow over the internet. Forbes, massive Internet Security Vulnerability Here s where you need to do, Apr 10 2014 17% (0.5million) secure web servers vulnerable to bug Netcraft, Ltd, Apr 8, 2014 Amazon, Akamai, GitHub, Wikipedia, etc

How does it work? Lack of bounds checking Buffer over-read http://en.wikipedia.org/wiki/heartbleed

How does it work? Lack of bounds checking Buffer over-read SW allows more data to be read than should be allowed Malloc/Free did not clear memory Req with a large length field could return sensitive data Unauthenticated user can send a heartbeat and receive sensitive data

How does it work? Lack of bounds checking Buffer over-read Similar bug/vulnerability due to Buffer overflow Lab3 Browser implementation lacks bounds checking

fp sp saved ra saved fp saved regs arguments saved ra saved fp saved regs local variables arguments saved ra saved fp local variables Buffer Overflow from lec12 and lab3 blue() { pink(0,1,2,3,4,5); } pink(int a, int b, int c, int d, int e, int f) { orange(10,11,12,13,14); } orange(int a, int b, int c, int, d, int e) { char buf[100]; gets(buf); // read string, no check! } buf[100] What happens if more than 100 bytes is written to buf?

Worst Internet security vulnerability found yet due systems practices 101 that we learn in CS3410, lack of bounds checking!

How do we protect programs from one another? How do we protect the operating system (OS) from programs? How does the CPU (and software [OS]) handle exceptional conditions. E.g. Div by 0, page fault, syscall, etc?

Operating System Privileged mode Hardware/Software Boundary Exceptions vs Interrupts vs Traps vs Systems calls

How do we protect programs from one another? How do we protect the operating system (OS) from programs?

Privileged Mode aka Kernel Mode

Some things not available to untrusted programs: MMU instructions, Exception registers, HALT instruction, talk to I/O devices, OS memory,... Need trusted mediator: Operating System (OS) Safe control transfer Data isolation untrusted P1 P2 P3 P4 VM filesystem net MMU driver disk driver eth

Trusted mediator is useless without a privileged mode : Any program can muck with TLB, PageTables, OS code A program can intercept exceptions of other programs OS can crash if program messes up $sp, $fp, $gp, Wrong: Make these instructions and registers available only to OS Code OS Code == any code above 0x80000000 Program can still JAL into middle of OS functions Program can still muck with OS memory, pagetables,

CPU Mode Bit / Privilege Level Status Register Mode 0 = untrusted = user domain Privileged instructions and registers are disabled by CPU Mode 1 = trusted = kernel domain All instructions and registers are enabled Boot sequence: load first sector of disk (containing OS code) to well known address in memory Mode 1; PC well known address OS takes over initialize devices, MMU, timers, etc. loads programs from disk, sets up pagetables, etc. Mode 0; PC program entry point (note: x86 has 4 levels x 3 dimensions, but only virtual machines uses any the middle)

Trap: Any kind of a control transfer to the OS Syscall: Synchronous (planned), program-to-kernel transfer SYSCALL instruction in MIPS (various on x86) Exception: Synchronous, program-to-kernel transfer exceptional events: div by zero, page fault, page protection err, Interrupt: Aysnchronous, device-initiated transfer e.g. Network packet arrived, keyboard event, timer ticks * real mechanisms, but nobody agrees on these terms

System call examples: putc(): Print character to screen Need to multiplex screen between competing programs send(): Send a packet on the network Need to manipulate the internals of a device sbrk(): Allocate a page Needs to update page tables & MMU sleep(): put current prog to sleep, wake other Need to update page table base register

System call: Not just a function call Don t let program jump just anywhere in OS code OS can t trust program s registers (sp, fp, gp, etc.) SYSCALL instruction: safe transfer of control to OS Mode 0; Cause syscall; PC exception vector In MIPS, jump to 0x8000 0180 for an exception or 0x8000 0000 a TLB miss MIPS system call convention: user program mostly normal (save temps, save ra, ) but: $v0 = system call number, which specifies the operation the application is requesting

int getc() { asm("addiu $2, $0, 4"); asm("syscall"); } char *gets(char *buf) { while (...) { buf[i] = getc(); } }

Compilers do not emit SYSCALL instructions Compiler doesn t know OS interface Libraries implement standard API from system API libc (standard C library): getc() syscall sbrk() syscall write() syscall gets() getc() printf() write() malloc() sbrk()

In its own address space? But then syscall would have to switch to a different address space Also harder to deal with syscall arguments passed as pointers So in the same address space as process Use protection bits to prevent user code from writing kernel Higher part of VM, lower part of physical memory

0xfffffffc 0x80000000 0x7ffffffc system reserved stack top 0x10000000 0x00400000 0x00000000 dynamic data (heap) static data code (text) system reserved bottom.data.text

Typically all kernel text, most data At same Virtual Addr in every address space Map kernel in contiguous physical memory when boot loader puts kernel into physical memory The OS is omnipresent and steps in where necessary to aid application execution Typically resides in high memory 0xfff f 0x800 0 0x7ff f OS Stack OS Heap OS Data OS Text Stack Heap When an application needs to perform a privileged operation, it needs to invoke the OS 0x000 0 Data Text Virtual Memory

0xfff f 0x800 0 0x7ff f OS Stack OS Heap OS Data OS Text Stack 0x000 0 Heap Data Text Virtual Memory 0x000 0 OS Stack OS Heap OS Data OS Text Physical Memory

SYSCALL instruction does an atomic jump to a controlled location (i.e. MIPS 0x8000 0180) Switches the sp to the kernel stack Saves the old (user) SP value Saves the old (user) PC value (= return address) Saves the old privilege mode Sets the new privilege mode to 1 Sets the new PC to the kernel syscall handler

Kernel system call handler carries out the desired system call Saves callee-save registers Examines the syscall number Checks arguments for sanity Performs operation Stores result in v0 Restores callee-save registers Performs a return from syscall (ERET) instruction, which restores the privilege mode, SP and PC

Worst Internet security vulnerability found yet due systems practices 101 that we learn in CS3410, lack of bounds checking! It is necessary to have a privileged mode (aka kernel mode) where a trusted mediator, the Operating System (OS), provides isolation between programs, protects shared resources, and provides safe control transfer.

How do we protect programs from one another? How do we protect the operating system (OS) from programs? How does the CPU (and software [OS]) handle exceptional conditions? E.g. syscall, Div by 0, page fault, etc? What are exceptions and how are they handled?

Exceptions are any unexpected change in control flow. Interrupt -> cause of control flow change external Exception -> cause of control flow change internal Exception: Divide by 0, overflow Exception: Bad memory address Exception: Page fault Interrupt: Hardware interrupt (e.g. keyboard stroke) We need both HW and SW to help resolve exceptions Exceptions are at the hardware/software boundary

ctrl ctrl ctrl inst imm B A B D M D Code Stored in Memory (also, data and stack) $$ memory PC +4 new pc Instruction Fetch compute jump/branch targets $0 (zero) $1 ($at) register file $29 ($sp) $31 ($ra) control extend detect hazard Instruction Decode alu forward unit Execute $$ addr d in d out memory Stack, Data, Code Stored in Memory Memory Write- Back IF/ID ID/EX EX/MEM MEM/WB

ctrl ctrl ctrl inst imm B A B D M D Code Stored in Memory (also, data and stack) $$ memory PC +4 new pc Instruction Fetch compute jump/branch targets $0 (zero) $1 ($at) register file $29 ($sp) $31 ($ra) control extend detect hazard Instruction Decode EPC Cause alu forward unit Execute $$ addr d in d out memory Stack, Data, Code Stored in Memory Memory Write- Back IF/ID ID/EX EX/MEM MEM/WB

Hardware support for exceptions Exception program counter (EPC) Cause register Special instructions to load TLB Only do-able by kernel Precise and imprecise exceptions In pipelined architecture Have to correctly identify PC of exception MIPS and modern processors support this

Precise exceptions: Hardware guarantees (similar to a branch) Previous instructions complete Later instructions are flushed EPC and cause register are set Jump to prearranged address in OS When you come back, restart instruction Disable exceptions while responding to one Otherwise can overwrite EPC and cause

What else requires both HW and SW?

Virtual to physical address translation is assisted by hardware Need both hardware and software support Software Page table storage, fault detection and updating Page faults result in interrupts that are then handled by the OS Must update appropriately Dirty and Reference bits (e.g., ~LRU) in the Page Tables

OS has to keep TLB valid Keep TLB valid on context switch Flush TLB when new process runs (x86) Store process id (MIPs) Also, store pids with cache to avoid flushing cache on context switches Hardware support Page table register Process id register

Worst Internet security vulnerability found yet due systems practices 101 that we learn in CS3410, lack of bounds checking! It is necessary to have a privileged mode (aka kernel mode) where a trusted mediator, the Operating System (OS), provides isolation between programs, protects shared resources, and provides safe control transfer. Exceptions are any unexpected change in control flow. Precise exceptions are necessary to identify the exceptional instructional, cause of exception, and where to start to continue execution. We need help of both hardware and software (e.g. OS) to resolve exceptions. Finally, we need some type of protected mode to prevent programs from modifying OS or other programs.

What is the difference between traps, exceptions, interrupts, and system calls?

Map kernel into every process using supervisor PTEs Switch to kernel mode on trap, user mode on return Trap: Any kind of a control transfer to the OS Syscall: Synchronous, program-to-kernel transfer user does caller-saves, invokes kernel via syscall kernel handles request, puts result in v0, and returns Exception: Synchronous, program-to-kernel transfer user div/load/store/ faults, CPU invokes kernel kernel saves everything, handles fault, restores, and returns Interrupt: Aysnchronous, device-initiated transfer e.g. Network packet arrived, keyboard event, timer ticks kernel saves everything, handles event, restores, and returns

On an interrupt or exception CPU saves PC of exception instruction (EPC) CPU Saves cause of the interrupt/privilege (Cause register) Switches the sp to the kernel stack Saves the old (user) SP value Saves the old (user) PC value Saves the old privilege mode Sets the new privilege mode to 1 Sets the new PC to the kernel interrupt/exception handler

Kernel interrupt/exception handler handles the event Saves all registers Examines the cause Performs operation required Restores all registers Performs a return from interrupt instruction, which restores the privilege mode, SP and PC

Example: Clock Interrupt* Every N cycles, CPU causes exception with Cause = CLOCK_TICK OS can select N to get e.g. 1000 TICKs per second.ktext 0x8000 0180 # (step 1) save *everything* but $k0, $k1 to 0xB0000000 # (step 2) set up a usable OS context # (step 3) examine Cause register, take action if (Cause == PAGE_FAULT) handle_pfault(badvaddr) else if (Cause == SYSCALL) dispatch_syscall($v0) else if (Cause == CLOCK_TICK) schedule() # (step 4) restore registers and return to where program left off * not the CPU clock, but a programmable timer clock

struct regs context[]; int ptbr[]; schedule() { i = current_process; j = pick_some_process(); if (i!= j) { current_process = j; memcpy(context[i], 0xB0000000); memcpy(0xb0000000, context[j]); asm( mtc0 Context, ptbr[j] ); } }

Syscall vs. Exceptions vs. Interrupts Same mechanisms, but Syscall saves and restores much less state Others save and restore full processor state Interrupt arrival is unrelated to user code

It is necessary to have a privileged mode (aka kernel mode) where a trusted mediator, the Operating System (OS), provides isolation between programs, protects shared resources, and provides safe control transfer. Exceptions are any unexpected change in control flow. Precise exceptions are necessary to identify the exceptional instructional, cause of exception, and where to start to continue execution. We need help of both hardware and software (e.g. OS) to resolve exceptions. Finally, we need some type of protected mode to prevent programs from modifying OS or other programs. To handle any exception or interrupt, OS analyzes the Cause register to vector into the appropriate exception handler. The OS kernel then handles the exception, and returns control to the same process, killing the current process, or possibly scheduling another process.

Trap Any kind of a control transfer to the OS Syscall Synchronous, program-initiated control transfer from user to the OS to obtain service from the OS e.g. SYSCALL Exception Synchronous, program-initiated control transfer from user to the OS in response to an exceptional event e.g. Divide by zero, TLB miss, Page fault Interrupt Asynchronous, device-initiated control transfer from user to the OS e.g. Network packet, I/O complete

Lab3 due tomorrow, Wednesday Take Home Lab, finish within day or two of your Lab Work alone HW2 Help Session on tonight, Tuesday, April 15 th, at 7:30pm in Kimball B11 and Thursday, April 17 th.

Next five weeks Week 11 (Apr 15): Proj3 release, Lab3 due Wed, HW2 due Sat Week 12 (Apr 22): Lab4 release and Proj3 due Fri Week 13 (Apr 29): Proj4 release, Lab4 due Tue, Prelim2 Week 14 (May 6): Proj3 tournament Mon, Proj4 design doc due Final Project for class Week 15 (May 13): Proj4 due Wed