QUESTION BANK FOR TEST

Similar documents
Chapter 3. Gate-Level Minimization. Outlines

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Code No: R Set No. 1

CS470: Computer Architecture. AMD Quad Core

Code No: 07A3EC03 Set No. 1

Code No: R Set No. 1

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

Experiment 3: Logic Simplification

Experiment 4 Boolean Functions Implementation

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Code No: R Set No. 1

Chapter 2 Boolean algebra and Logic Gates

Digital logic fundamentals. Question Bank. Unit I

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

R10. II B. Tech I Semester, Supplementary Examinations, May

1. Mark the correct statement(s)

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

Chapter 2: Combinational Systems

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Lecture 4: Implementation AND, OR, NOT Gates and Complement

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Computer Organization

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Gate Level Minimization Map Method

Standard Forms of Expression. Minterms and Maxterms

ELCT201: DIGITAL LOGIC DESIGN


VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

END-TERM EXAMINATION

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

CS8803: Advanced Digital Design for Embedded Hardware

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY,DHENKANAL LECTURE NOTES ON DIGITAL ELECTRONICS CIRCUIT(SUBJECT CODE:PCEC4202)

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Simplification of Boolean Functions

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

ENGIN 112. Intro to Electrical and Computer Engineering

Injntu.com Injntu.com Injntu.com R16

2.6 BOOLEAN FUNCTIONS

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

Combinational Circuits Digital Logic (Materials taken primarily from:

Chapter 2. Boolean Expressions:

Combinational Logic Circuits

CprE 281: Digital Logic

Gate-Level Minimization

Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

IT 201 Digital System Design Module II Notes

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

GC03 Boolean Algebra

R07

Hours / 100 Marks Seat No.

ELCT201: DIGITAL LOGIC DESIGN

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Introduction to Boolean logic and Logical Gates

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

Digital Logic Lecture 7 Gate Level Minimization

COMBINATIONAL LOGIC CIRCUITS

Question Total Possible Test Score Total 100

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Gate-Level Minimization

Gate Level Minimization

(ii) Simplify and implement the following SOP function using NOR gates:

DKT 122/3 DIGITAL SYSTEM 1

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali

1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4]

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

Logic Gates and Boolean Algebra ENT263

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

Switching Theory & Logic Design/Digital Logic Design Question Bank

1. Boolean algebra. [6] 2. Constructing a circuit. [4] 3. Number representation [4] 4. Adders [4] 5. ALU [2] 6. Software [4]

Lecture #21 March 31, 2004 Introduction to Gates and Circuits

Chapter 3. Boolean Algebra and Digital Logic

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

Gate-Level Minimization

Unit-IV Boolean Algebra

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

Lecture 5. Chapter 2: Sections 4-7

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

Philadelphia University Student Name: Student Number:

Chap.3 3. Chap reduces the complexity required to represent the schematic diagram of a circuit Library

A B AB CD Objectives:

Chapter 2 Combinational Logic Circuits

2.1 Binary Logic and Gates

211: Computer Architecture Summer 2016

9/10/2016. The Dual Form Swaps 0/1 and AND/OR. ECE 120: Introduction to Computing. Every Boolean Expression Has a Dual Form

Transcription:

CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice Questions choose the most appropriate answer for each of the following: 1. In which of the following gates the output is 1 if and only if at least one input is 1? a. AND b. OR c. NAND d. NOR 2. Which of the following gates would output 1 if and only if both inputs are 1? a. AND gate b. OR gate c. NAND gate d. NOR gate 3. Which of the following gates would output 1 when one input is 1 and the other input is 0? a. OR gate b. AND gate c. NAND gate d. Both (a) and (c) 4. A truth table has 32 rows when complete. The number of input variables that determine the Boolean function of this truth table is a. 4 b. 5 c. 32 d. 16 5. What is the minimum number of two-input NAND gates used to perform the function of a 2- input OR gate? a. One b. Two c. Three d. Four 6. A demultiplexer is used to a. Route data from a single input to one of several outputs b. Route data from a single input to several outputs simultaneously c. Route data from one of multiple inputs to a single output d. Route data from multiple inputs simultaneously to a single output 7. The number of half adders and full adders required to add two 16-bit numbers is a. 8 half adders, 8 full adders b. 1 full adder, 15 half adders c. 1 half adder, 15 full adders d. 16 half adders 8. Which of the following expressions is NOT equivalent to X? a. X NAND X b. X NOR X c. X NAND 1 d. X NOR 1 9. The following is a functionally complete set: a. {AND, OR, NOT} b. {OR, NOT} c. {AND, NOT} d. All of the above 1

10. Which of the following gates are added to the two inputs of an OR gate to convert it to a NAND gate? a. NOT b. AND c. OR d. XOR 11. A 64-to-1 multiplexer requires how many select lines? a. 6 b. 8 c. 16 d. 64 12. For the circuit shown for AB = 00, AB = 01, C, S values respectively are a. 0, 0 and 0, 1 b. 0, 0 and 1, 0 c. 0, 1 and 0, 0 d. 1, 0 and 0, 0 13. The simplified form of the Boolean expression (X + Y + XY) (X + Z) is a. X + Y + Z b. XY + YZ c. X + YZ d. XZ + Y 14. Which of the following evaluations of the Boolean expression (A+B)(A+C) is true? a. (A+B)(A+C) = AC + BC b. (A+B)(A+C) = AB + C c. (A+B)(A+C) = A + BC d. (A+B)(A+C)= AC + B 15. The minimum number of NAND gates required to implement the function A + AB + AB C is a. Zero b. One c. Two d. Three 16. An RS flip-flop has R=0, S=1. Which of the following is true? a. The output Q will change to 0. b. The output Q will change to 1. c. The output Q will remain the same. d. This is a forbidden state. 17. An RS flip-flop has R=1, S=1. Which of the following is true? a. The output Q will change to 0. b. The output Q will change to 1. c. The output Q will remain the same. d. This is a forbidden state. 2

Question 2: Express the Boolean function represented by the truth table f(a, b, c) = Σ(0, 3, 5, 6) in the Sum of Products (SOP) and Product of Sums (POS) forms. Implement the function using: a) 2-level AND-OR b) 2-level OR-AND c) 2-level NAND-NAND d) 2-level NOR-NOR (Minimization not required) 3

Question 3: Apply DeMorgan s theorems to find the complement of each of the following Boolean expressions. a. (w + y)(w + y ) (w + x + y z ) b. z + z (x w + xy) Question 4: Using the identities of Boolean Algebra, prove that A'B + B'C' + AB + B'C = 1 Show the step-by-step process in the proof and indicate which identity you have used in each step. 4

Question 5: Minimize the following Boolean functions using the K-map method. (a) f1 (a, b, c, d) = Σ(0-3, 5,7) (b) f2 (a, b, c, d) = Σ(0-3, 5, 7, 8-11, 13, 15) (c ) f3 (a, b, c, d) = Σ(1, 3, 4, 5, 10, 11, 12, 13, 15) (d) f4 (a, b, c, d) = Σ (5, 7, 13, 15) + φ (0-3, 8-11) (e) f5 (a, b, c, d) = Σ (0,5,10,15) + φ (2,7,8,13) Note: 0-3 means all the minterms 0,1,2,3, and φ represents don t care. 5

Question 6: A combinational circuit has four inputs a, b, c and d and one output z. The output is 1 if and only if the number of 1 s in b and c is greater than or equal to the number of 1 s in a and d. For example, if abcd = 0001, then z = 0; if abcd = 1110, then z = 1; if abcd = 0000, then z = 1, and so on Write the truth table for z Minimize the expression for z using the K-map method Implement the circuit using a 2-level NAND-NAND logic (you need to draw the NOT gates). 6

Question 7: Using smaller multiplexers as building blocks, construct a 32-1 MUX. You may use any number and any combination of smaller multiplexers (2-1, 4-1, 8-1, and/or 16-1 MUXes). Question 8: A ROM has 4 memory locations and has the following content stored in its 4 locations as shown in the table below. Design the ROM as a combinational circuit using any building block as appropriate. Address Content 0 0 0 0 1 0 0 1 1 1 1 1 1 0 1 1 0 1 1 1 0 1 1 1 7

Question 9: Trace the Boolean function implemented by each of the following circuits. Minimization is not required but apply DeMorgan s theorem wherever you get the complement of a sum term or a product term. Question 10: Express the output of this circuit in the Sum of Products form. (Do not attempt minimization it is futile!) 8