Table 1 shows the issues that affect the FIR Compiler v7.1.

Similar documents
Table 1 shows the issues that affect the FIR Compiler, v6.1. Table 1. FIR Compiler, v6.1 Issues.

DSP Builder. DSP Builder v6.1 Issues. Error When Directory Pathname is a Network UNC Path

Video and Image Processing Suite

DSP Development Kit, Stratix II Edition

RapidIO MegaCore Function

POS-PHY Level 4 MegaCore Function

RLDRAM II Controller MegaCore Function

UTOPIA Level 2 Slave MegaCore Function

DDR & DDR2 SDRAM Controller Compiler

DDR & DDR2 SDRAM Controller Compiler

RapidIO Physical Layer MegaCore Function

DDR & DDR2 SDRAM Controller Compiler

FFT MegaCore Function

PCI Express Compiler. System Requirements. New Features & Enhancements

RapidIO MegaCore Function

DDR & DDR2 SDRAM Controller

DDR & DDR2 SDRAM Controller

SONET/SDH Compiler. Introduction. SONET/SDH Compiler v2.3.0 Issues

Simulating the PCI MegaCore Function Behavioral Models

Simulating the PCI MegaCore Function Behavioral Models

RapidIO MegaCore Function

Enhanced Configuration Devices

FFT MegaCore Function User Guide

Cyclone II FPGA Family

DDR and DDR2 SDRAM Controller Compiler User Guide

Simulating the Reed-Solomon Model

CORDIC Reference Design. Introduction. Background

AN 547: Putting the MAX II CPLD in Hibernation Mode to Achieve Zero Standby Current

Nios II Embedded Design Suite 6.1 Release Notes

24K FFT for 3GPP LTE RACH Detection

FFT/IFFT Block Floating Point Scaling

White Paper Configuring the MicroBlaster Passive Serial Software Driver

Nios II Embedded Design Suite 7.1 Release Notes

Using the Serial FlashLoader With the Quartus II Software

Active Serial Memory Interface

Simulating the ASMI Block in Your Design

Implementing LED Drivers in MAX and MAX II Devices. Introduction. Commercial LED Driver Chips

FPGAs Provide Reconfigurable DSP Solutions

Simulating Visual IP Models with the NC-Verilog, Verilog-XL, VCS, or ModelSim (UNIX) Simulators

White Paper. Floating-Point FFT Processor (IEEE 754 Single Precision) Radix 2 Core. Introduction. Parameters & Ports

Using MAX 3000A Devices as a Microcontroller I/O Expander

Enhanced Configuration Devices

Exercise 1 In this exercise you will review the DSSS modem design using the Quartus II software.

Introduction. Design Hierarchy. FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow

AN 549: Managing Designs with Multiple FPGAs

Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide

Estimating Nios Resource Usage & Performance

FIR Compiler MegaCore Function User Guide

Matrices in MAX II & MAX 3000A Devices

DSP Builder Release Notes

FFT MegaCore Function User Guide

Excalibur Solutions DPRAM Reference Design

Implementing LED Drivers in MAX Devices

Stratix FPGA Family. Table 1 shows these issues and which Stratix devices each issue affects. Table 1. Stratix Family Issues (Part 1 of 2)

10. Introduction to UniPHY IP

Stratix II vs. Virtex-4 Performance Comparison

FPGA Design Security Solution Using MAX II Devices

Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander

White Paper Using the MAX II altufm Megafunction I 2 C Interface

For Quartus II Software. This Quick Start Guide will show you how to set up a Quartus

Legacy SDRAM Controller with Avalon Interface

Using Verplex Conformal LEC for Formal Verification of Design Functionality

Implementing FIR Filters

Arria II GX FPGA Development Board

Nios II Performance Benchmarks

Design Verification Using the SignalTap II Embedded

PCI Express Multi-Channel DMA Interface

AN423: Configuring the MicroBlaster Passive Serial Software Driver

EFEC20 IP Core. Features

Toolflow for ARM-Based Embedded Processor PLDs

POS-PHY Level 4 POS-PHY Level 3 Bridge Reference Design

Logic Optimization Techniques for Multiplexers

8. Introduction to UniPHY IP

White Paper Low-Cost FPGA Solution for PCI Express Implementation

Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim

SERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide

Arria 10 Transceiver PHY User Guide

E3 Mapper MegaCore Function (E3MAP)

White Paper Taking Advantage of Advances in FPGA Floating-Point IP Cores

FIR Compiler User Guide

Nios Soft Core. Nios Timer Peripheral. Altera Corporation 101 Innovation Drive San Jose, CA (408)

FIR Compiler User Guide

Design Guidelines for Using DSP Blocks

Design Guidelines for Using DSP Blocks

4. TriMatrix Embedded Memory Blocks in HardCopy IV Devices

Quartus II Software Version 11.0 SP1 Device Support

altshift_taps Megafunction User Guide

POS-PHY Level 2 and 3 Compiler User Guide

DSP Builder Release Notes and Errata

Introduction. Synchronous vs. Asynchronous Memory. Converting Memory from Asynchronous to Synchronous for Stratix & Stratix GX Designs

Simple Excalibur System

Quartus II Software Version 10.0 SP1 Device Support

Remote Drive. Quick Start Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 0.1.

Nios DMA. General Description. Functional Description

9. Functional Description Example Designs

White Paper AHB to Avalon & Avalon to AHB Bridges

Increasing Productivity with Altera Quartus II to I/O Designer/DxDesigner Interface

ZBT SRAM Controller Reference Design

OTU2 I.9 FEC IP Core (IP-OTU2EFECI9) Data Sheet

MAX 10 User Flash Memory User Guide

Transcription:

May 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the Altera, v7.1. Errata are functional defects or errors, which may cause an Altera MegaCore function to deviate from published specifications. Documentation issues include errors, unclear descriptions, or omissions from current published specifications or product documents. Table 1 shows the issues that affect the v7.1. Table 1. v7.1 Issues Issue Page coef_in Bit Width Incorrect When Using Manual Scaling 1 Reloadable Coefficient Filters Fail for Some Single Rate Interpolation and Decimation MCV Filters 2 Error When Preloading Coefficients for HardCopy Devices 3 Signed Binary Fraction Results in Output Bit Width Mismatch 3 Half-Band Decimator & Symmetric Interpolator Filters Do Not Support Unsigned Data Types 4 Quartus II Simulation Vector File Not Generated 4 Graphical User Interface Freezes 5 GUI Freezes or Generates Incorrect Multicycle Variable Architectures 6 f For existing up-to-date errata, refer to the, v7.1 Errata Sheet on the Errata Sheets page of the Altera literature website. v7.1 Issues Altera has identified the following issues that affect the, v7.1. coef_in Bit Width Incorrect When Using Manual Scaling For a reloadable coefficient FIR filter when the Coefficients Scaling type is set to Manual, the coefficient bit width calculations are incorrect. This issue affects all reloadable coefficient filters with manual coefficient scaling. Altera Corporation 1 ES-FIR003-1.1, v7.1 Errata Sheet

The simulation model generation and Quartus II compilation fails. The incorrect bit width can be observed from the output bit width displayed in the GUI. Avoid selecting manual coefficient scaling for reloadable coefficient filters. If you need to use manual scaling, then you can do the following: If you want to load your own set of coefficients: Scale them before you load them into the. Then set the Coefficients Scaling to None in the main Parameterization window. You will notice that the output bit width displayed in the GUI has changed. The simulation model will also generate successfully. If you want to generate the filter coefficients using the coefficient generator: First design a filter with fixed coefficients. Set the manual scaling factor as you require, then generate this filter. The coefficient set is written to a file <your_fir_filter>_coef_int.txt. Restart the FIR compiler to edit your filter parameters but this time, go to the Edit Coefficient Set page, and instead of generating the coefficients, choose to import the <your_fir_filter>_coef_int.txt file. Load this file and change the Coefficients Scaling type to None in the main Parameterization window. You will notice that the output bit width displayed in the GUI has changed. The simulation model will also generate successfully. This issue will be fixed a future release of the. Reloadable Coefficient Filters Fail for Some Single Rate Interpolation and Decimation MCV Filters Reloadable coefficient filters fail for some single rate, interpolation and decimation multicycle variable filters. This error is observed in some of the reloadable coefficient MCV filters when the coefficients are stored in logic cells. The produced output does not match the expected output. 2 Altera Corporation, v7.1 Errata Sheet

v7.1 Issues Change the coefficient storage to block memories such as M512, M4K, MLAB, or M9K. This issue will be fixed a future release of the. Error When Preloading Coefficients for HardCopy Devices Some FIR architectures cannot preload coefficient memories in HardCopy devices. This issue affects configurations targeting HardCopy devices. Some FIR architectures fail during synthesis when targeting Hardcopy devices. Avoid using pre-initialized memory by selecting data storage and coefficient storage to LEs. This issue will be fixed a future release of the. Signed Binary Fraction Results in Output Bit Width Mismatch For signed binary fraction data types, some FIR filter variations fail Quartus II compile and simulation model generation. This issue affects all configurations with signed binary fraction data types. Compilation fails in the Quartus II software. Altera Corporation 3, v7.1 Errata Sheet

This problem is related to a user interface problem. In some cases, when you reopen the variation file using IP Toolbench and re-generate the filter the problem is resolved. If it still fails compilation, use one of the other data types (Signed Binary or Unsigned Binary). This issue will be fixed a future release of the. Half-Band Decimator & Symmetric Interpolator Filters Do Not Support Unsigned Data Types The half-band decimator and symmetric interpolator filters do not support unsigned input data type. This issue affects half-band decimator and symmetric interpolator filter architectures. The FIR filter produces incorrect results. The half-band decimator and symmetric interpolator filter architectures require signed input data types. To ensure it works with unsigned data, design the filter with input ports 1-bit larger than the original value and connect the MSB bit of the ast_sink_data input port to 0. This issue will be fixed a future release of the. Quartus II Simulation Vector File Not Generated v7.1 does not create a vector file for simulation in the Quartus II software. This issue affects all configurations. 4 Altera Corporation, v7.1 Errata Sheet

v7.1 Issues The design can be compiled, but there is no automatically generated vector file testbench available to simulate the design in the Quartus II software. Use NativeLink to simulate the VHDL testbench instead. This issue will be fixed a future release of the. Graphical User Interface Freezes When you choose a Coefficient Width of 2 bits and at the same time set the coefficient scaling to Auto Power of 2, the graphical user interface (GUI) cannot produce the function and the GUI can freeze. This issue affects configurations that use the previously mentioned GUI settings. This issue causes the GUI to freeze. To use a Coefficient Width of 2, manually scale the coefficients to the desired range using the manual coefficient scaling option instead of the Auto Power of 2 option. Alternatively, you can perform the scaling externally and import the coefficients as text file. When importing coefficients, set the coefficient scaling option to None. This issue will be fixed in a future release of the. Altera Corporation 5, v7.1 Errata Sheet

GUI Freezes or Generates Incorrect Multicycle Variable Architectures The GUI can freeze or generate incorrect code if you use all of the following GUI settings: The multicycle variable (MCV) architecture A high number of coefficients A low number of bits per coefficient A high number of cycles Turn on coefficient reloading This issue affects configurations that use the previously mentioned settings. This issue causes the GUI to freeze or generate incorrect code. To avoid this problem, you should instantiate separate filters such that each filter uses only a part of the coefficients. Then, combine the results of these filters. This issue will be fixed in a future release of the. Contact Information For more information, contact Altera's mysupport website at www.altera.com/mysupport and click Create New Service Request. Choose the Product Related Request form. Revision History Table 2 shows the revision history for the Compiler v7.1 Errata Sheet. Table 2. Compiler v7.1 Errata Sheet Revision History Version Date Errata Summary 1.1 May 2007 Added errata. 1.0 May 2007 New errata sheet for the 7.1 release. 6 Altera Corporation, v7.1 Errata Sheet

Revision History 101 Innovation Drive San Jose, CA 95134 www.altera.com Literature Services: literature@altera.com Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. Altera Corporation 7, v7.1 Errata Sheet