Chapter 6. Logic Design Optimization Chapter 6

Similar documents
Combinational Logic Circuits Part III -Theoretical Foundations

Chapter 2. Boolean Expressions:

Chapter 2 Combinational Logic Circuits

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

DKT 122/3 DIGITAL SYSTEM 1

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

1. Mark the correct statement(s)

Chapter 2 Combinational

Combinational Logic Circuits

Simplification of Boolean Functions

CprE 281: Digital Logic

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Chapter 2 Combinational Logic Circuits

Experiment 3: Logic Simplification

University of Technology

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Standard Forms of Expression. Minterms and Maxterms

ENGIN 112 Intro to Electrical and Computer Engineering

Gate Level Minimization Map Method

IT 201 Digital System Design Module II Notes

Boolean Function Simplification

Chapter 3. Gate-Level Minimization. Outlines

ELCT201: DIGITAL LOGIC DESIGN

Specifying logic functions

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Chapter 2: Combinational Systems

ELCT201: DIGITAL LOGIC DESIGN

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Experiment 4 Boolean Functions Implementation

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Chapter 3. Boolean Algebra and Digital Logic

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

CS8803: Advanced Digital Design for Embedded Hardware

Digital logic fundamentals. Question Bank. Unit I

A graphical method of simplifying logic

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

Combinational Logic Circuits

2.6 BOOLEAN FUNCTIONS

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

2008 The McGraw-Hill Companies, Inc. All rights reserved.

ENGIN 112. Intro to Electrical and Computer Engineering

Module -7. Karnaugh Maps

UNIT II. Circuit minimization

A B AB CD Objectives:

Combinational Circuits Digital Logic (Materials taken primarily from:

CS470: Computer Architecture. AMD Quad Core

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Chapter 2 Part 5 Combinational Logic Circuits

COPYRIGHTED MATERIAL INDEX

Lecture 5. Chapter 2: Sections 4-7

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

CMPE223/CMSE222 Digital Logic

QUESTION BANK FOR TEST

User s Manual. Ronwaldo A. Collado Diosdado Y. Tejoso Jr. CMSC 130 Logistic Design and Digital Computer Circuits Second Semester, A. Y.

Summary. Boolean Addition

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Gate-Level Minimization

Unit-IV Boolean Algebra

Review: Standard forms of expressions

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

4 KARNAUGH MAP MINIMIZATION

ECE380 Digital Logic

Gate Level Minimization

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

2.1 Binary Logic and Gates

Code No: R Set No. 1

Gate-Level Minimization

Recitation Session 6

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Optimized Implementation of Logic Functions

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

Digital Logic Lecture 7 Gate Level Minimization

Chapter 3 Simplification of Boolean functions

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

TWO-LEVEL COMBINATIONAL LOGIC

Computer Organization

9/10/2016. ECE 120: Introduction to Computing. The Domain of a Boolean Function is a Hypercube. List All Implicants for One Variable A

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

R10. II B. Tech I Semester, Supplementary Examinations, May

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Lecture (05) Boolean Algebra and Logic Gates

Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

Boolean algebra. June 17, Howard Huang 1

Code No: 07A3EC03 Set No. 1

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

Combinational Logic & Circuits

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

EECS 140/141 Introduction to Digital Logic Design Fall Semester 2016 Exam #1 Date: 3 October 2016

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Code No: R Set No. 1

Contents. Chapter 3 Combinational Circuits Page 1 of 34

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Transcription:

Chapter 6 Logic Design Optimization Chapter 6

Optimization The second part of our design process. Optimization criteria: Performance Size Power

Two-level Optimization Manipulating a function until it is in a minimized SOP or POS form. Minimizes the number of literals in an equation and results in a smaller circuit than a minimized sum-of-minterms or product of maxterms. Use Boolean Algebra Use a Karnaugh Map

Karnaugh Maps (K-maps) A visual method. Good for up to 4 variables. Difficult for 5 or 6 variables. Very difficult for more than 6 variables. Start with a truth table for your function. A rectangular grid. Number of squares is equal to the number of lines in truth table.

K-Maps A two variable K-map. Each square is a minterm Only one bit may change between adjacent squares. Each side of map is a power of 2.

K-Maps 3 variable K-map Map the equation Σm(2,3,5,6) Implicant any rectangular group of 1's where rectangle is a power of 2 on each side. Prime Implicant An implicant that can't grow larger.

K-Maps Essential Prime Implicant A prime implicant that has one square that is not part of another prime implicant. Non-essential Prime Implicant A prime implicant where every one of its squares is part of another prime implicant.

K-Maps An optimized SOP has all of the essential prime implicants. It may have non-essential prime implicants only if the essential prime implicants don't cover all squares. There can be more than one simplified SOP due to the selection of non-essential prime implicants.

K-Maps Determine essential and non-essential prime implicants: Σm(1,2,3,5,8,9,11,15) Σm(5,7,9,13,14,15) Σm(0,1,3,4,6,9,11,14,15) Σm(1,5,13,14,15) Σm(2,3,5,7,8,10,12,13)

K-Maps Determine essential and non-essential prime implicants: Σm(0,1,3,5,6,7,8,9,10,12,14,15) Σm(1,2,3,5,6,13,14,15)

K-Maps To create a simplified POS, select rectangular regions of 0's. These are called Implicates. A simplified POS is made up of essential prime implicates and maybe non-essential prime implicates. Map the equation ПM(0,1,4,6)

K-Maps Selecting the 0's as a minimized SOP gives the inverse of the function. Use Demorgan's Theorem to get the function and at the same time minimized POS form. Usually go straight from K-Map to minimized POS form.

K-Maps Determine essential and non-essential prime implicates: M(1,2,3,5,8,9,11,15) M(5,7,9,13,14,15) M(0,1,3,4,6,9,11,14,15) M(1,5,13,14,15) M(2,3,5,7,8,10,12,13)

K-Maps Determine essential and non-essential prime implicates: M(0,1,3,5,6,7,8,9,10,12,14,15) M(1,2,3,5,6,13,14,15)

K-Maps Sometimes you don't care if a minterm or maxterm is a 0 or 1. We call these don't cares. Use them to your advantage to create larger prime implicants or implicates. Σm(3,5,8,12), d(1,2,6,7,10,14)

Sequential Logic Optimization State reduction A process of reducing the number of FSM states without changing behavior Equivalent states can be removed States are equivalent if Both states assign the same values to outputs For all possible sequences of inputs, FSM outputs will be the same To remove equivalent states: Remove one of the states from the FSM Transfer transitions pointing to the removed state to the other state.

Partitioning method Partition states into groups based on the values they assign to outputs List next state values for each state in a group for all input values. Compare states in the group with the same input values If for the same input value, two states transition to states in different groups, they can not be equivalent. Partition states that are not equivalent into sub groups and repeat

Partitioning example G1 = {A,D} X = 0 A goes to A (G1) D goes to D (G1) X = 1 A goes to B (G2) D goes to B (G2) G2 = {B,C} X = 0 B goes to D (G1) C goes to B (G2) Different X = 1 B goes to C (G2) C goes to B (G2)

Partitioning example G1 = {A,D} X = 0 A goes to A (G1) D goes to D (G1) X = 1 G2 = B A goes to B (G2) D goes to B (G2) Only one state G3 = C Only one state

Partitioning example A and D are equivalent Rework the FSM

Partition example

Datapath component tradeoffs Faster adders Partial full adder (PFA) Break the ripple carry of the Full Adder Instead of carry out it has a generate and propagate carry signal Carry lookahead Generates multiple carries PFA and Carry Lookahead work together

RTL Design Tradeoffs Pipelining Tradeoff between bandwidth and latency Concurency Tradeoff between operations per second and size. Operator scheduling Tradeoff between operations per second and size.