The pin details are given below: V cc, GND = +5V and Ground A 11 -A 0 = address lines. Fig.2.19 Intel 2716 Read Only Memory

Similar documents
Lecture-7 Characteristics of Memory: In the broad sense, a microcomputer memory system can be logically divided into three groups: 1) Processor


Allmost all systems contain two main types of memory :

Semiconductor Memories: RAMs and ROMs

UMBC. Select. Read. Write. Output/Input-output connection. 1 (Feb. 25, 2002) Four commonly used memories: Address connection ... Dynamic RAM (DRAM)

CHAPTER TWELVE - Memory Devices

Address connections Data connections Selection connections

Menu. word size # of words byte = 8 bits

Read and Write Cycles

1-Megabit (128K x 8) 5-volt Only Flash Memory AT29C010A. Features. Description. Pin Configurations

Microcontroller Systems. ELET 3232 Topic 11: General Memory Interfacing

8051 INTERFACING TO EXTERNAL MEMORY

Am27C Megabit (256 K x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP

Am27C Kilobit (8 K x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP

Unit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic

Lecture 2 Microcomputer Organization: Fig.1.1 Basic Components of Microcomputer

AT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations

1-megabit (64K x 16) 5-volt Only Flash Memory AT49F1024A Features Description Pin Configurations

4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations

eprom 1 Fri Oct 13 13:01:

Chapter 7: Processor and Memory

Getting Embedded Software into the Target System using Device Programmer

Am27C Megabit (128 K x 16-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP

Lecture-9 Intel 8085 Microprocessor It is a 40-pin DIP(Dual in package) chip, base on NMOS technology, on a single chip of silicon.

DatasheetArchive.com. Request For Quotation

2-Megabit (256K x 8) 5-volt Only CMOS Flash Memory AT29C020. Features. Description. Pin Configurations

Introduction read-only memory random access memory

Rev. No. History Issue Date Remark

Design with Microprocessors

Am27C Megabit (131,072 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM

1-Megabit (128K x 8) Low Voltage Paged Parallel EEPROMs AT28LV010

Chapter TEN. Memory and Memory Interfacing

Am29F004B. 4 Megabit (512 K x 8-Bit) CMOS 5.0 Volt-only Boot Sector Flash Memory DISTINCTIVE CHARACTERISTICS

Pm39LV512 / Pm39LV010 / Pm39LV020 / Pm39LV040

Pm39F010 / Pm39F020 / Pm39F040

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 150 Spring 2000

Microprocessor Architecture. mywbut.com 1

Am27C020. Advanced Micro Devices. 2 Megabit (262,144 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL


M68HC705E24PGMR PROGRAMMER USER'S MANUAL

Memory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)

THE MICROCOMPUTER SYSTEM CHAPTER - 2

DS1220AB/AD 16k Nonvolatile SRAM

Am27C128. Advanced Micro Devices. 128 Kilobit (16,384 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

AT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations

Design with Microprocessors

COMP2121: Microprocessors and Interfacing. Introduction to Microprocessors

Am28F Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION

Chapter 5. Register Transfer Level (RTL) Design High Level State Machine (HLSM) Memory Chapters 5

The Central Processing Unit

Am29LV040B. 4 Megabit (512 K x 8-Bit) CMOS 3.0 Volt-only, Uniform Sector 32-Pin Flash Memory DISTINCTIVE CHARACTERISTICS

DS1225Y 64k Nonvolatile SRAM

Am27C512. Advanced Micro Devices. 512 Kilobit (65,536 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

ROM (4K X 8) ROM (4K X 8) FOLD BACK FOR RAM0 RWM - RAM (2K X 8) RWM - RAM (2K X 8) FOLD BACK FOR RAM1 INPUT DEVICE 1

3 Volt Intel StrataFlash Memory to i960 H CPU Design Guide

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

2-MBIT (128K x K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY

My-MS. MM27C ,072 x 8 CMOS EPROM PRELIMINARY INFORMATION ISSI IS27C010 FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM

Chapter 5 Internal Memory

Computer Organization. 8th Edition. Chapter 5 Internal Memory

BDTIC

Am28F Megabit (262,144 x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory V Flash DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION

2-MBIT (128K x K x 8) BOOT BLOCK FLASH MEMORY FAMILY

CHAPTER 1 MICROCOMPUTER SYSTEMS. 1.1 Introduction. 1.2 Microcontroller Evolution

Contents. Main Memory Memory access time Memory cycle time. Types of Memory Unit RAM ROM

Organization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition

William Stallings Computer Organization and Architecture 6th Edition. Chapter 5 Internal Memory

Type IBS EVA BASIC IBS EVA ADDITION 1 IBS EVA ADDITION 2 IBS SIG PART 2 UM IBS SIG PART 2 UM E. length: 50 mm acc. to RS x 9-pin D-SUB

Assignment 5. You can configure hardware options by setting jumper on the mainboard. See Figure 2-1 for jumper locations. Set a jumper as follows:

256K (32K x 8) 3-volt Only Flash Memory

DIP Top View VCC WE A17 NC A16 A15 A12 A14 A13 A8 A9 A11 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 I/O1 I/O2 GND.

CS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng.

M68HC705E6PGMR PROGRAMMER USER'S MANUAL

4-Megabit (512K x 8) 5-volt Only 256-Byte Sector Flash Memory AT29C040A. Features. Description. Pin Configurations

Computer Systems Organization

1-Megabit (128K x 8) 5-volt Only Flash Memory AT29C010A. Features. Description. Pin Configurations

Memory & Simple I/O Interfacing

The Am29F040B is not offered for new designs. Please contact your Spansion representative for alternates.

SST 29EE V-only 1 Megabit Page Mode EEPROM

APPLICATION NOTE IC. SDA 555xFL TVText Pro Flash Programming Manual MICRONAS

Lab 16: Data Busses, Tri-State Outputs and Memory

ELCT 912: Advanced Embedded Systems

Memory Expansion. Lecture Embedded Systems

Memory Interfacing & decoding. Intel CPU s

Am29F040B. Data Sheet

Sistemas Digitais I LESI - 2º ano

Contents. Memory System Overview Cache Memory. Internal Memory. Virtual Memory. Memory Hierarchy. Registers In CPU Internal or Main memory

Sequential Logic: Programming a Read Only Memory

AT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations

MEMORY BHARAT SCHOOL OF BANKING- VELLORE

PY291A DESCRIPTION. Windowed devices for reprogramming. EPROM Technology for reprogramming. Fully TTL Compatible Inputs and Outputs

PYA28C K x 8 EEPROM FEATURES DESCRIPTION. Access Times of 150, 200, 250 and 350ns. Software Data Protection. Single 5V±10% Power Supply

MX27C K-BIT [32K x 8] CMOS EPROM FEATURES GENERAL DESCRIPTION BLOCK DIAGRAM PIN CONFIGURATIONS PIN DESCRIPTION

Microprocessors/Microcontrollers

Read Only Memory ROM

S-2812A/2817A. Rev.1.1. CMOS 16K-bit PARALLEL E 2 PROM

AT49BV004(T) TSOP Top View Type 1 1. AT49BV4096A(T) TSOP Top View Type 1 A16 BYTE GND I/O7 I/O14 I/O6 I/O13 I/O5 I/O12 I/O4 VCC I/O11 I/O3 I/O10 I/O2

Chapter 4 Main Memory

CAT22C Bit Nonvolatile CMOS Static RAM

Transcription:

Lecture-8 Typical Memory Chips: In previous lecture, the different types of static memories were discussed. All these memories are random access memories. Any memory location can be accessed in a random fashion without regard to another location. The access time is same for each memory locations. Memory chip may be volatile or non-volatile depending on whether it is RWM or ROM. Some of the basic memory chips are discussed below: INTEL 2716 EPROM: This is an Ultra Violet Erasable Programmable Read Only Memory (UVEPROM). Intel 2716 has 16k bits (2k x 8= 16,384) or 2048 bytes of memory. It has 11 address lines A 10 A 9..A 1 A 0 and 8 data lines D 7..D 0. The pin connection & logic symbolism is shown in fig. (a) and (b) respectively. Figure (a) Figure (b) Fig.2.19 Intel 2716 Read Only Memory The pin details are given below: V cc, GND = +5V and Ground A 11 -A 0 = address lines

D 7 -D 0 = data lines V pp = Programming voltage pin OE = output enable pin to enable the output data buffer. CE/PROG= It is a dual function pin. While programming V pp pin must be held at 25 volts. It this chip is used in a microcomputer after programming this pin must be held at +5V. This is an erasable PROM. The stored data can be erased by exposing the window in the PROM to ultra violet light. Data may be erased when continuously exposed in fluorescent light or sunlight. When the EPROM is completely erased then each bit of the memory must be 1. If one wants to make it 0, 0 should be written there. Although, only 0s will be programmed, both 1s and 0s will be present in the data word. Therefore, before programming each memory location stores FF H and desired data can be stored by selectively programming 0s into the designated bit locations. To store any data at the addressed location a 50ms active programming pulse is applied at PROG. To program 2716, the following procedures are used; i) Apply 25 V DC to pin no. 21(V pp ). ii) Set the OE HIGH (+5V). iii) Set up the address of the memory location to be programmed at the address bus, iv) Set up the 8-bit data to be programmed on the data bus, v) Apply a 50 msec positive TTL pulse to the CE/PROG input.

The above procedure is repeated until all desired locations have been programmed. One can program any location at any time, either individually, sequentially or at random. The program pulse has maximum width of 55 msec. The chip 2716 must not be programmed with a DC signal applied to CE/PROG. Instead a pulse of 50 msec shall be applied. All the above actions are carried out in a separate unit called PROM programmer. It requires only 100 sec to program all the 2048 memory locations. The circuit connection for programming 2716 is shown below: Fig.2.20 Intel 2716 Erasable Programmable Read Only Memory The waveforms during programming are shown in figure below:

Once the programme is written down in memory chip, it cannot be erased. If we want to change it we put it in UV eraser and erase it and then programme it again. Once the chip is programmed, it can be used to read data again and again. When the two inputs CE and OE are in their normal state (HIGH) the output is tri-stated. Now one can only perform a MEMORY READ operation from this device. The following is the procedure for a MEMORY READ operation. i) Set up the address of the memory location to be used on the address bus. ii) Set up the CE signal active (LOW). iii) OE pin is made low for short duration to enable the output. In a processor based system, RD control signal of the processor is connected to OE terminal. The connection diagram for MEMORY READ operation is shown in figure:

The waveforms during read operation are shown in figure below: The waveforms for the chip show that the data outputs became valid after a delay for setting up the addresses t ACC or enable the chip or enabling the output whichever is completed last.

INTEL 6116 RAM: It is a 2k x 8 static Read Write Memory (RWM). The pin connection is shown in fig.(a) and the logic symbol is shown in fig.(b). Fig (a)

Fig (b) The truth table for control signals is as follows: CE WE OE Operation REMARKS 0 0 X WRITE The data available on the data bus shall be written on the addressed location. The original contents are lost. The new labes it place 0 1 0 READ The content of the addressed location is READ on to the output data line 0-00. The content other addressed location is not destroyed. 0 1 1 No operation Output is Tri state. 1 X X No operation Output is Tri state.

The two chips Intel 2716 and Intel 6116 are pin by pin compatible and can be used in place of other. The pin by pin compatibility of 6116 with 2716 has an advantage. In the initial stage of a programme development Intel 6116 is put in the 24 pin socket provided on the microcomputer and the programme is developed. Once the programme is completely tested and satisfactory then using a PROM programmer the programme can be transferred to 2716 ROM for permanent storage. Thereafter, 2716 can be put directly to the same socket occupied by 6116. A simple jumper should be provided for pin no 21. This is shown in figure below.