Sistemas Digitais I LESI - 2º ano

Similar documents
Semiconductor Memories: RAMs and ROMs

Memory and Programmable Logic

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422)

UNIT V (PROGRAMMABLE LOGIC DEVICES)

Lecture-7 Characteristics of Memory: In the broad sense, a microcomputer memory system can be logically divided into three groups: 1) Processor

ELCT 912: Advanced Embedded Systems

Computer Structure. Unit 2: Memory and programmable devices

Memory and Programmable Logic

Read and Write Cycles

Basic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types

William Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory

Lecture 13: Memory and Programmable Logic

William Stallings Computer Organization and Architecture 6th Edition. Chapter 5 Internal Memory

Chapter 5 Internal Memory

Summer 2003 Lecture 18 07/09/03

Microcontroller Systems. ELET 3232 Topic 11: General Memory Interfacing

ECE 485/585 Microprocessor System Design

PLAs & PALs. Programmable Logic Devices (PLDs) PLAs and PALs

(Advanced) Computer Organization & Architechture. Prof. Dr. Hasan Hüseyin BALIK (5 th Week)

Chapter TEN. Memory and Memory Interfacing

Memory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University

Organization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition

Memory & Logic Array. Lecture # 23 & 24 By : Ali Mustafa

UNIT:4 MEMORY ORGANIZATION

Allmost all systems contain two main types of memory :

8051 INTERFACING TO EXTERNAL MEMORY

Concept of Memory. The memory of computer is broadly categories into two categories:

Embedded Systems Design: A Unified Hardware/Software Introduction. Outline. Chapter 5 Memory. Introduction. Memory: basic concepts

Embedded Systems Design: A Unified Hardware/Software Introduction. Chapter 5 Memory. Outline. Introduction

Computer Organization. 8th Edition. Chapter 5 Internal Memory

Module 5a: Introduction To Memory System (MAIN MEMORY)

ECSE-2610 Computer Components & Operations (COCO)

Introduction read-only memory random access memory

CS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng.

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)

Memory & Simple I/O Interfacing

Programmable Logic Devices UNIT II DIGITAL SYSTEM DESIGN

Memory memories memory

Memory and Programmable Logic

CHAPTER TWELVE - Memory Devices

Memory Pearson Education, Inc., Hoboken, NJ. All rights reserved.

COMP2121: Microprocessors and Interfacing. Introduction to Microprocessors

Menu. word size # of words byte = 8 bits

Unit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic

Computer Organization and Assembly Language (CS-506)

Internal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.

ECE 341. Lecture # 16

Address connections Data connections Selection connections

CS 261 Fall Mike Lam, Professor. Memory

Memory classification:- Topics covered:- types,organization and working

eaymanelshenawy.wordpress.com

P-2 Digital Design & Applications

UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

EECS150 - Digital Design Lecture 16 Memory 1

Logic and Computer Design Fundamentals. Chapter 8 Memory Basics

CREATED BY M BILAL & Arslan Ahmad Shaad Visit:

SECTION-A

Presentation 4: Programmable Combinational Devices

Lecture Objectives. Introduction to Computing Chapter 0. Topics. Numbering Systems 04/09/2017

Overview. Memory Classification Read-Only Memory (ROM) Random Access Memory (RAM) Functional Behavior of RAM. Implementing Static RAM

CMPE 415 Programmable Logic Devices FPGA Technology I

The Memory Component

Computers: Inside and Out

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE4220. PROGRAMMABLE LOGIC DEVICES (PLDs)


FPGA. Logic Block. Plessey FPGA: basic building block here is 2-input NAND gate which is connected to each other to implement desired function.

MODULE 12 APPLICATIONS OF MEMORY DEVICES:

1. Explain in detail memory classification.[summer-2016, Summer-2015]

Sir Sadiq s computer notes for class IX. Chapter no 4. Storage Devices

Hardware Design with VHDL PLDs I ECE 443. FPGAs can be configured at least once, many are reprogrammable.

Keywords: NVSRAM, DRAM, SRAM, EEPROM, shadow RAM, NV Memory, MK48Z08, MK48Z18, nvsrams, NV SRAMs

LSN 6 Programmable Logic Devices

Model EXAM Question Bank

Large and Fast: Exploiting Memory Hierarchy

Introduction to SRAM. Jasur Hanbaba

5. VHDL - Introduction - 5. VHDL - Design flow - 5. VHDL - Entities and Architectures (1) - 5. VHDL - Entities and Architectures (2) -

MEMORY BHARAT SCHOOL OF BANKING- VELLORE

Evolution of Implementation Technologies. ECE 4211/5211 Rapid Prototyping with FPGAs. Gate Array Technology (IBM s) Programmable Logic

MEMORY AND PROGRAMMABLE LOGIC

Read Only Memory ROM

Chapter 13 Programmable Logic Device Architectures

Sense Amplifiers 6 T Cell. M PC is the precharge transistor whose purpose is to force the latch to operate at the unstable point.

Embedded Controller Design. CompE 270 Digital Systems - 5. Objective. Application Specific Chips. User Programmable Logic. Copyright 1998 Ken Arnold 1

IT T35 Digital system desigm y - ii /s - iii

Chapter 4 Main Memory

EECS150 - Digital Design Lecture 16 - Memory

Chapter 2: Fundamentals of a microprocessor based system

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

CS 261 Fall Mike Lam, Professor. Memory

Lecture (01) Introducing Embedded Systems and the Microcontrollers By: Dr. Ahmed ElShafee

Explain the functions of the main components of a basic computer system (Part 2) S. Neebar

CS429: Computer Organization and Architecture

PROGRAMMABLE MODULES SPECIFICATION OF PROGRAMMABLE COMBINATIONAL AND SEQUENTIAL MODULES

CS429: Computer Organization and Architecture

Memories. Design of Digital Circuits 2017 Srdjan Capkun Onur Mutlu.

Computer Memory. Textbook: Chapter 1

RISC (Reduced Instruction Set Computer)

Contents. Main Memory Memory access time Memory cycle time. Types of Memory Unit RAM ROM

Chapter 5. Internal Memory. Yonsei University

EE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 15 Memories

Transcription:

Sistemas Digitais I LESI - 2º ano Lesson 9 - Memory, CPLDs and FPGAs Prof. João Miguel Fernandes (miguel@di.uminho.pt) Dept. Informática UNIVERSIDADE DO MINHO ESCOLA DE ENGENHARIA

- Memory - Any sequential circuit has memory of a sort, since flip-flops or latches store one bit of information. The word memory is used to refer to bits that are stored in a structured way, usually as a 2-dimensional array, in which one row of bits is accessed at a time. The applications of memory are many and varied. In a microprocessor s CPU, a ROM may be used to define the primitive steps that are performed to execute instructions. Memories are also used to construct caches. Microprocessor s main memory contains hundreds of millions of bits.

- ROMs (1) - A Read-Only Memory (ROM) is a combinational circuit with n inputs and b outputs. The inputs are called address inputs and the outputs are called data outputs. A ROM stores the truth table of an n-input, b-output combinational logic function.

- ROMs (2) - Truth table of a 3 input, 4 output combinational logic function. It can be stored in a 2 3 x4 (8x4) ROM. A ROM s data outputs equal the output bits in the truth table row selected by the adress bits. Since a ROM is a combinational circuit, it is not really a memory. However, information is stored in the ROM when it is manufactured. ROM is a non-volatile memory. Its contents are preserved even if no power is applied.

- ROMs (3) - A modern ROM is fabricated as a single IC chip. A ROM that stores 4Mbit can be purchased for US$5. A mask-programmable ROM is programmed by the pattern of connections and no-connections. To program information into the ROM, the customer gives the manufacturer a listing of the desired ROM contents. The manufacturer uses this information to create customised masks to manufacture ROMs with the required pattern. ROM manufacturers impose a mask charge of several thousand dollars for the customised aspects of mask-rom production.

- ROMs (4) - A programmable ROM (PROM) is similar to a mask ROM. However, the customer may store data values (i.e. program the PROM) in just a few minutes using a PROM programmer. A PROM chip is manufactured with all of its transistors connected. This corresponds to having all bits at a particular value, typically 1. The PROM programmer can be used to set desired bits to the opposite value. An erasable programmable ROM (EPROM) is programmable like a PROM, but it can also be erased to the all-1s state, by exposing it to ultraviolet light.

- ROMs (5) - Probably the most common application of EPROMs is to store programs in microprocessor systems for embedded applications. EPROMs are typically used during program development, where the program must be repeatedly changed during debugging. ROMs and PROMs usually cost less than similar EPROMS. Thus, once a program is finalised, a ROM or PROM is used in production to save money. An electrically erasable programmable ROM (EEPROM) is like an EPROM, except that individual stored bits may be erased electrically.

- ROMs (6) - The outputs of a ROM must often be connected to a 3-state bus, where different devices may drive the bus at different times. Thus, many chips have 3-state outputs and an OE (Output Enable) input that must be asserted to enable the outputs. Many circuits have multiple ROMs connected to a bus, where only one ROM drives the bus at a time. Most ROMs have a CS (Chip Select) input to simplify the design of those systems. In addition to OE, the CS input must be asserted to enable the 3-state outputs.

- ROMs (7) -

- ROMs (8) - In addition to ease and speed of design, a ROM-based circuit has important advantages: A ROM-based circuit is usually faster than a circuit using multiple SSI/MSI devices and PLDs. The program that generates the ROM contents can easily be structured to handle unusual or undefined cases. A ROM function is easily modified just by changing the stored pattern, without changing any external connections. The ROMs prices are always dropping, which makes them attractive. The ROMs densities are always increasing, which expands the scope of problems that can be solved with a single chip.

- ROMs (9) - There are a few disadvantages for a ROM-based circuit. For simple to moderately complex circuits, a ROM-based circuit may cost more, consume more power, or run slower than a circuit using multiple SSI/MSI devices and PLDs or a small FPGA. For functions with more than 20 inputs, a ROM-based circuit is impractical because of the limit on ROM sizes that are available.

- RAMs (1) - The term Read/Write Memory (RWM) is given to memory arrays in which information can be stored and retrieved at any time. Nowadays, most of the RWMs used in digital systems are RAMs. In a Random-Access Memory (RAM), the time it takes to read or write a bit of memory is independent of the bit s location. ROMs are also random-access memories, but the name RAM is generally used only for read/write random-access memories. In a static RAM (SRAM), once a word is written at a location, it remains stored as long as power is applied to the chip, unless the same location is written again.

- RAMs (2) - Most RAMs are volatile memories. They lose their memory when power is removed. Some RAMs retain their memory even when power is removed. They are called nonvolatile memory. A RAM has address, data and control inputs and data outputs.

- RAMs (3) - When WE is asserted, the data inputs are written into the selected memory location. The memory locations in a static RAM behave like D latches, rather than edge-triggered D flip-flops. Whenever WE is asserted, the latches for the selected memory are open and inputs flow into and through the latch. The value stored is whatever is present when the latch closes.

- RAMs (4) - Static RAMs normally has just 2 defined access operations: Read and Write. During a read, an address is placed on the address inputs while the CS and OE are asserted. The latch outputs for the selected memory location are delivered to the DOUT output. During a write, an address is placed on the address inputs and a data word is placed on DIN; then CS and WE are asserted. The latches in the selected memory location open, and the input word is stored.

- CPLDs (1) - As IC technology advances, there was a natural interest in creating larger PLDs to take advantage of increased chip density. A CPLD is just a collection of individual PLDs on a single chip, accompanied by a programmable interconnection structure. This structure allow the PLDs to be interconnected in the same way as can be done off-chip. We ll discuss the Xilinx 9500 series CPLD architecture.