FMC-MCM-1000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc.

Similar documents
VTR-2000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc.

VTR-S1000. Quick-Start Guide. - Decoder Kit. Evaluation and Product Development Platform. Revision SOC Technologies Inc.

SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of designs to operate with SOC hardware devices. You

VTR-4000B Evaluation and Product Development Platform. User Guide SOC Technologies Inc.

Encoder Core. API Specification. Revision: SOC Technologies Inc.

H264 Encoder Codec. API Specification. 04/27/2017 Revision SOC Technologies Inc.

H264 Encoder Codec. API Specification 12/20/2017. Revision SOC Technologies Inc.

ML605 Restoring Flash Contents

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation

ISim Hardware Co-Simulation Tutorial: Processing Live Ethernet Traffic through Virtex-5 Embedded Ethernet MAC

EDBG. Description. Programmers and Debuggers USER GUIDE

ZC702 Si570 Programming June 2012

AccelDSP Synthesis Tool

ZC706 Built-In Self Test Flash Application April 2015

USER GUIDE EDBG. Description

SP605 Standalone Applications

StickIt! MPU-9150 Manual. How to install and use your new StickIt! MPU-9150 Module

LogiCORE IP 3GPP LTE Turbo Encoder v1.0 Bit-Accurate C Model. 3GPP LTE Turbo. [optional] UG490 (v1.0) April 25, 2008 [optional]

KC705 Si570 Programming

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface

KC705 Ethernet Design Creation October 2012

Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v12.3) November 5, 2010

VCU108 Built In Test July 2015

SP605 GTP IBERT Design Creation

ISE Tutorial. Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v14.4) December 18, 2012

ML605 GTX IBERT Design Creation

ML605 FMC Si570 Programming June 2012

Supported Device Family (1) Supported User Interfaces. Simulation Models Supported S/W Drivers. Simulation. Notes:

SP605 Built-In Self Test Flash Application

BFM Simulation in Platform Studio

CM68 4 Channel NTSC/PAL Video Decoder

Xilinx 7 Series FPGA Libraries Guide for HDL Designs. UG768 (v 13.4) January 18, 2012

SP605 MultiBoot Design

HDMI-IP-E/R User Manual v1.3

Synthesis Options FPGA and ASIC Technology Comparison - 1

ML631 U1 DDR3 MIG Design Creation

AC701 Ethernet Design Creation October 2014

AC701 Ethernet Design Creation June 2014

MultiBoot and Fallback Using ICAP in UltraScale+ FPGAs

ML605 Built-In Self Test Flash Application

ISE Simulator (ISim) In-Depth Tutorial. UG682 (v 13.1) March 1, 2011

Made in U.S.A. 1

Virtual Input/Output v3.0

VCU110 Software Install and Board Setup October 2015

Spartan-3AN FPGA In-System Flash User Guide

Using the ZC706 Zynq evaluation kit

AN LPC82x Touch Solution Quick Start Guide. Document information. Keywords

Tisio CE Release Notes

EVB-USB2640 Evaluation Board Revision A

AC701 Built-In Self Test Flash Application April 2015

ML631 U2 DDR3 MIG Design Creation

KC705 GTX IBERT Design Creation October 2012

ML605 Built-In Self Test Flash Application

Eval Kit Manual. AS7265x Multispectral Chipset Evaluation Kit User Guide. ams Eval Kit Manual Page 1

APPLICATION NOTE 9.15

Getting Started with the PowerPC and MicroBlaze Development Kit - Virtex-4 FX12 Edition. UG092 (v1.6) June 2, 2008

VCU110 GT IBERT Design Creation

DATASHEET 4D SYSTEMS TURNING TECHNOLOGY INTO ART. USB to Serial UART Bridge Converter. Document Date: 5 th September 2012 Document Revision: 1.

AN10955 Full-duplex software UART for LPC111x and LPC13xx

udrive-usd-g1 Embedded DOS micro-drive Module Data Sheet

HDR-8X8-Plus. User Manual. HDMI 4K 8x8 Switch Matrix Connect up to eight different HDMI video sources to eight different outputs.

Spartan-6 Libraries Guide for HDL Designs. UG615 (v 13.1) March 1, 2011

Getting Started with the MCU Flashloader

SpinetiX Technical Documentation

MIPI Camera and Display demonstration platform

DATASHEET 4D SYSTEMS TURNING TECHNOLOGY INTO ART. microusb Programming Adaptor. USB to UART Serial Bridge

Aptio 5.x Status Codes

TCG Physical Security Interoperability Alliance IP Video Use Case 002 (PSI-UC-IPV002) Specification Version 1.0 Revision 0.2

Ethernet1 Xplained Pro

ChipScope Pro Software and Cores User Guide

I/O Pin Planning Tutorial. PlanAhead Design Tool

Panel Discussion: The Future of I/O From a CPU Architecture Perspective

Software Developer s Agreement

HA-10 Vacuum Tube Headphone Amp

RM12_1394B. User Manual. Ver Date: 02/2006.

Xilinx Personality Module (XPM) Interface Specification

DATASHEET 4D SYSTEMS. uusb-pa5 uusb-pa5-ii. microusb Programming Adaptor TURNING TECHNOLOGY INTO ART. USB to UART Serial Bridge

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed

USER GUIDE. Wireless Production Test Reference Protocol Specification Document. Atmel MCU Wireless. Description

PlanAhead Software Tutorial

QPP Proprietary Profile Guide

PCMCIA Flash Card User Guide

SAM4 Reset Controller (RSTC)

UM NTAG I²C plus Explorer Kit Peek and Poke. Rev September User manual COMPANY PUBLIC. Document information

RS232 User Guide. Planar Simplicity Series 4K Displays SL4364K SL5564K SL6564K SL7564K SL8664K. Simplicity Series 4K Displays User Guide A

USER GUIDE. ATWINC1500 Xplained Pro. Preface

ISim In-Depth Tutorial. UG682 (v13.4) January 18, 2012

KC705 Si5324 Design October 2012

User Guide Laird Configuration and Test Utility Software. Version 1.0

Cisco TelePresence Supervisor MSE 8050

HMC1022 Digital Compass

Hardware In The Loop (HIL) Simulation for the Zynq-7000 All Programmable SoC Author: Umang Parekh

Application Note. DN [Document ID] AS72xx. How to Program AS72xx Firmware with FlashCatUSB. ams Application Note Page 1

UM LPC54114 Audio and Voice Recognition Kit. Rev February Document information. Keywords

Preliminary MK-CY-043. Data Sheet. Amulet Capacitive 4.3 GEMmodule. Introduction:

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

AN10942 MFRX852 Evaluation Board- Quick start up Guide

AN CBTL08GP053 Programmer's Guide. Document information. Keywords Abstract

Zynq-7000 Bus Functional Model

Transcription:

FMC-MCM-1000 Evaluation and Product Development Platform Instruction Sheet 2013 SOC Technologies Inc.

SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of designs to operate with SOC hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of SOC. SOC expressly disclaims any liability arising out of your use of the Documentation. SOC reserves the right, at its sole discretion, to change the Documentation without notice at any time. SOC assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. SOC expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. THE DOCUMENTATION IS DISCLOSED TO YOU AS-IS WITH NO WARRANTY OF ANY KIND. SOC MAKES NO OTHER WARRANTIES, WHETHER EXPRESSED, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL SOC BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION. 2008-2014 SOC, Inc. All rights reserved. SOC, the SOC logo, the Brand Window, and other designated brands included herein are trademarks of SOC, Inc. Revision History The following table shows the revision history for this document. Date Version Notes 1/10/2013 SOC initial Release 20/10/2013 Version 1.00 -- 10/01/2014 Version 1.10 -- 20/07/2014 Version 2.00 -- 30/07/2014 Version 2.10 -- 29/06/2015 Version 2.11 Rev. 4 Page 2 of 10

1. Preloaded Evaluation Cores SOC provides the FMC-MCM-1000 with a configuration image programmed in the SPI Flash for either Encoder or Decoder evaluation. Upon powering the flash will program the FPGA on the FMC-MCM-1000 in approximately 5 seconds (Spartan6 LX45). Decoder Evaluation Image The decoder evaluation image configures the HDMI Output Chip by Analog Devices and configures the Network MAC. SOC has integrated a fully operational UDP/IP stack capable of DHCP. The network core can be configured to 100Mbps or 1Gbps operation. The USB UART is connected to API registers within the system. The API can also be forwarded to the module cards. Encoder Evaluation Image The encoder evaluation image configures the HDMI Input and Output Chip by Analog Devices. The Network MAC is configured and SOC has integrated a fully operational UDP/IP stack capable of DHCP within the FPGA. The network core can be configured to 100Mbps or 1Gbps operation. The USB UART is connected to API registers within the system. The API can also be forwarded to the module cards. Source Code Source code for the FMC-MCM-1000 is available for purchase; however specific modules may be limited to Encrypted Netlists. SOC also provides a wide range of other IP cores that can be used to speed up product development. For any inquiries please contact sales@soctechnologies.com Page 3 of 10

2. SOC API Interface The API interface is a critical component to properly setting up and running the evaluation platforms. It is used to set up the network stack, read status registers, and customized cores running on the module cards. Connect a Mini-USB cable from a PC to the FMC-MCM-1000. Open a terminal/serial program and connect to the UART using the following settings: baud rate : 115200 Data Bit: 8 Parity: None Stop bits: 1 Flow Control: None On power-up or reset the terminal window will display the prompt shown in Figure 1. At any time the Escape key can be pressed to bring up a prompt. Figure 1. UART Start-up Prompt Page 4 of 10

When entering an address to modify or read, the address must be entered in Hexadecimal. 0x00 0xFF. When changing the Data value of the register, the value may be entered in decimal, or it may be entered in hexadecimal by starting the number with an h. Figure 2. UART Data Entry Figure 2 shows an example of reading and changing register 0xA4. On the first line 0xA4 is entered as the address to read/write. After entering the address the current value of the register is returned (0x4D2=1234). The new value 100 is then written to the register. In the next line 0xA4 is read again and the new value 100 can be seen in the register. Next a Hexadecimal value of 0xABC is written to the register using habc to specify ABC as Hexadecimal. The successful write can be seen when reading the register in the third line. The Module and FMC-MCM-1000 board share the same UART interface. Thus to communicate with the module cards the FMC-MCM-1000 has to forward the UART signals to the module. In the example systems this is toggled by pressing Pushbutton S6 and checking the status of LED D11. OFF ON LED D11 STATUS MEANING FMC_MCM_1000 UART Interface Active MCM_1000 UART Interface Active Table 1 LED D11 Meaning For more information on API registers that can be read or modified please request the corresponding API register document for your IP Core / Module / Interface Board. Page 5 of 10

3. Setting up the Network The most critical part of setting up the evaluation platform is correctly configuring the network core. When both an Encoder and Decoder platform is purchased the boards will be set up to directly communicate with one another on power up. Network Speed The FMC-MCM-1000 is capable of both 100Mbps and 1Gbps operation. Note that the board will negotiate to the fastest available link speed. The link speed should be known prior to powering on the FPGA. SOC provides a jumper on the PMOD connector (J9) to select the network speed for the logic on power up or reset. This mode must match the link speed for proper operation. Figure 3 Shows the Power-up configuration mode. Figure 3. Network Power-up Configuration The link speed can also be changed during run-time by changing the API register 0xAF. By writing '1' to 0xAF the network will reconfigure to 100Mbps. By writing '2' to 0xAF the network will reconfigure to 1Gbps operation. Board IP Address / DHCP On power-up and the presence of an active network, SOC's network IP core will attempt to obtain an IP address via DHCP. If DHCP is not available the network core will assign itself an initial IP address after the DHCP times out (approx. 10 seconds). The board s IP address can be read via the API register 0xAA. If the board is currently attempting to obtain an IP address via DHCP the boards IP address will not be readable and will return 0xFFFFFFFF via the API when read. When DHCP is not present the FMC-MCM-1000 will initialize to an IP address such as 192.168.xxx.xxx. This IP address is customizable upon request, and to the discretion of SOC. At any time the boards IP address may be changed via the API. To change the IP address 4 API registers must be change; one for each byte of the IP. 0xAA First Byte 0xAB Second Byte Page 6 of 10

0xAC Third Byte 0xAD Fourth Byte For the IP address to take effect the last byte (register 0xAD) must be written to. Once all bytes have been update the IP address can be read back using register 0xAA to confirm the change is correct. Network RX The network is capable of receiving user UDP packets. In the default configuration these packets are only for the Decoder Module. The decoder module expects Transport Stream data transmitted via UDP on port 1234. The network core is capable of receiving UDP packets on all ports from any IP address, however for demo applications the UDP Port is locked to 1234. Network TX The network is capable of sending user UDP packets. The default application for network transmission is the Encoder Modules. The default transmission UDP port is 1234, however this can be changed via the API (0xA4). The default Target/Transmission IP can be read from API Register 0xA0. Typically this IP will be 192.168.x.xxx. The target IP is changed in the same way the boards IP address is changed using the following registers: 0xA0 First Byte 0xA1 Second Byte 0xA2 Third Byte 0xA3 Fourth Byte The target address is readable using any of the above registers. The target computer or device must be capable of sending IP ARP replies to be connectable. The determine if the target IP is reachable bit 10 of register 0xAF can be check. When it is '1' the target can be reached. When '0' the target has not responded or can not be found. 4. Sending / Receiving Transport Streams Receiving Transport Streams (Encoder) Encoder modules are capable of sending transport stream via UDP. Once the Network stack has been configured correctly, the target IP has been discovered, and the Encoder has a valid input (Video), the transport stream will be transmitted. To receive the transport stream SOC suggests two possible methods, however others are possible as well. Page 7 of 10

VLC Media Player The simplest Method for playing the received transport stream is via VLC media player. Open VLC media player Media Open Network Stream Enter the following the field 'udp://@:1234' Click Play If the board is set up properly VLC will begin playing the transport stream. SOC's UDP Receiver SOC's UDP receiver is capable of receiving UDP data on any specified port. By default the receiver will save the file as a transport stream file (.ts). Once the receiver is closed the file may be played back using many populate media players such as VLC. The UDP receiver is a single Windows executable (.exe) file which is launched via a batch (.bat) file. The receiving port may be changed by editing the.bat file, simply change the number after '-p' to the desired port. Note that SOC does not provide the UDP receiver with the FMC-MCM-1000. It is intended for more advanced application/debugging and must be requested. Contact support@soctechnologies.com Sending Transport Streams (Decoder) SOC Suggest only one method for sending Transport stream files to the FMC-MCM- 1000 running a Decoder Module. Upon request SOC will provide a TS_Sender program. This simple program sends the Transport Stream file to the FMC-MCM-1000. To set up the TS_Sender edit and save the Batch file so that the IP address and Port match the configuration of the FMC-MCM-1000. To use simply drag the '.ts' file onto the batch file of the program. If the settings are configured and the board is properly connected a window showing the status of the transport stream transmission will look similar to Figure 4. If the IP address is not reachable the 'Sent Present', 'Sent Size', and 'Stream time' will remain at 0. If this occurs please check the network configuration. Page 8 of 10

Figure 4. TS Sending Status Window 5. Additional Resources API Manual H264 Encoder Module API Manual H264 Decoder Module API Manual MPEG2 Encoder Module API Manual MPEG2 Decoder Module API Manual FMC_MCM_1000 Page 9 of 10

Page 10 of 10