74LVT244 74LVTH244 Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

Similar documents
74VCX00 Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs

74VHC132 Quad 2-Input NAND Schmitt Trigger

74ALVC132 Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inputs and 3.6V Tolerant Inputs and. and Outputs. General Description.

74VHC14 Hex Schmitt Inverter

74F00 Quad 2-Input NAND Gate

74LVXC Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs

CD4023BC Buffered Triple 3-Input NAND Gate

Is Now Part of To learn more about ON Semiconductor, please visit our website at

CD4010C Hex Buffers (Non-Inverting)

FIN1102 LVDS 2 Port High Speed Repeater

FIN1101 LVDS Single Port High Speed Repeater

USB1T1102 Universal Serial Bus Peripheral Transceiver with Voltage Regulator

FST3257 Quad 2:1 Multiplexer / Demultiplexer Bus Switch

Is Now Part of To learn more about ON Semiconductor, please visit our website at

FIN3385 FIN3383 Low Voltage 28-Bit Flat Panel Display Link Serializers

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at

74VHCU04 Hex Inverter

Is Now Part of To learn more about ON Semiconductor, please visit our website at

DS3668 Quad Fault Protected Peripheral Driver

74VHC132 Quad 2-Input NAND Schmitt Trigger

Is Now Part of To learn more about ON Semiconductor, please visit our website at

MM74HCU04 Hex Inverter

MM74HC132 Quad 2-Input NAND Schmitt Trigger

4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches

STA400EP Enhanced Plastic Dual 2:1 Analog Mux with IEEE

Is Now Part of To learn more about ON Semiconductor, please visit our website at

TF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information

74ABT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74F Bit Undershoot/Overshoot Clamp and ESD Protection Device

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS DATA IN/OUT REGISTER 16 BITS

and Signal Levels, 3-State Outputs, and Auto Direction Sensing

SN54LVTH16240, SN74LVTH V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

PI3B3253. Description. Features. Pin Configuration (QSOP, TSSOP) Block Diagram. Pin Configuration (UQFN) Truth Table (1)

CAT28C17A 16K-Bit CMOS PARALLEL EEPROM

HD74AC240/HD74ACT240

Is Now Part of To learn more about ON Semiconductor, please visit our website at

2.5 V/3.3 V, 8-Bit, 2-Port Level Translating, Bus Switch ADG3245

2.5 V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch ADG3247

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

Description OUT0 1 OUTA1 OUTA1 2 OUTA2 3 OUTA3 OUTA4 OUTB1 6 OUTB2 7 OUTB2 OUTB3 OUTB4. All trademarks are property of their respective owners.

ACE24AC02A1 Two-wire Serial EEPROM

ASM5P2308A. 3.3 V Zero-Delay Buffer

SCAN92LV090 9 Channel Bus LVDS Transceiver w/ Boundary SCAN

Features. Applications

FXL3SD206 Level Shifting Voltage Translator Two-Port SDIO MUX/DEMUX with Three Configurable Power Supplies for SDIO Device Port Expansion

UM3221E/UM3222E/UM3232E

Is Now Part of To learn more about ON Semiconductor, please visit our website at

ACE24AC128 Two-wire Serial EEPROM

PI6C182B. Precision 1-10 Clock Buffer. Features. Description. Diagram. Pin Configuration

2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243

ACE24AC16B Two-wire Serial EEPROM

SN54LVTH16374, SN74LVTH V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

ACE24AC64 Two-wire Serial EEPROM

CAT22C Bit Nonvolatile CMOS Static RAM

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LCXR163245FT

SP5301. Universal Serial Bus Transceiver

FUSB1500 USB2.0 Full-Speed / Low-Speed Transceiver with Charger Detection

PCA bit multiplexed/1-bit latched 6-bit I 2 C EEPROM DIP switch

PI2PCIE2214. PCI Express 2.0, 1-lane, 4:1 Mux/DeMux Switch. Features. Description. Application. Pin Description. Block Diagram.

CAT28C K-Bit Parallel EEPROM

FXL6408 Fully Configurable 8-Bit I 2 C-Controlled GPIO Expander

PCA bit multiplexed/1-bit latched 5-bit I 2 C EEPROM DIP switch

4-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Application UM3204H CSP UM3204QS QFN

Quad GTL/GTL+ to LVTTL/TTL bidirectional non-latched translator

VGA Port Companion Circuit

NLSX Bit 100 Mb/s Configurable Dual-Supply Level Translator

FM1233A 3-Pin µc Supervisor Circuit

ACE24AC02A3C Two-wire Serial EEPROM

GT24C WIRE. 1024K Bits. Serial EEPROM

Applications +5V V CC V S EN SYNCH0, SYNCV0 SDA0, SCL0 RED SYNCH1, SYNCV1 SDA1, SCL1 MAX14895E BLU GND

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

XRD87L85 Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

High- Performance Flash PLD ATF16V8B. Features. Block Diagram. Pin Configurations

PI6C20800S. PCI Express 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration. Block Diagram

AOZ8900. Ultra-Low Capacitance TVS Diode Array PRELIMINARY. Features. General Description. Applications. Typical Application

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

SCANSTA112 7-Port Multidrop IEEE (JTAG) Multiplexer

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

DS1834/A/D Dual EconoReset with Pushbutton

TF10CP02 / TF10CP Gbps 2x2 LVDS Crosspoint Switches. Features. Description. Applications. Function Diagram. Ordering Information.

FAST CMOS OCTAL BUFFER/LINE DRIVER

Features VCC MIC1810 RESET RESET

XRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter

2.5 V/3.3 V, 1-Bit, 2-Port Level Translator Bus Switch in SOT-66 ADG3241

Low Skew, 1-to-8, Differential-to-LVDS Clock

DS92LV040A 4 Channel Bus LVDS Transceiver

PI4IOE5V bit I 2 C-bus and SMBus I/O port with reset. Description. Features. Pin Configuration

Figure 1: TSSOP-24 ( Top View ) Figure 2: TQFN 4x4-24 ( Top View )

DS90CF583/DS90CF584 LVDS 24-Bit Color Flat Panel Display (FPD) Link 65 MHz

National Semiconductor is now part of. Texas Instruments. Search for the latest technical

UNISONIC TECHNOLOGIES CO., LTD

CAT28LV kb CMOS Parallel EEPROM

The PCA9515 is a BiCMOS integrated circuit intended for application in I 2 C-bus and SMBus systems.

1.8V/3.0V Single-PLL Clock Generator AK8150C

MPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Pin Description Pin No. (TSSOP, SOIC) Pin Configuration TSSOP TQFN PI4MSD5V9548A. 8 Channel I2C bus Switch with Reset

Transcription:

Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs General Description The LVT244 and LVTH244 are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers and bus oriented transmitters or receivers which provide improved PC board density. The LVTH244 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. These octal buffers and line drivers are designed for lowvoltage (3.3V) V CC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT244 and LVTH244 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation. Ordering Code: Features Device also available in Tape and Reel. Specify by appending suffix letter X to the ordering code. Pb-Free package per JEDEC J-STD-020B. Note 1: _NL indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only. July 1999 Revised March 2005 Input and output interface capability to systems at 5V V CC Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH244), also available without bushold feature (74LVT244) Live insertion/extraction permitted Power Up/Down high impedance provides glitch-free bus loading Outputs source/sink 32 ma/64 ma Functionally compatible with the 74 series 244 Latch-up performance exceeds 500 ma ESD performance: Human-body model! 2000V Machine model! 200V Charged-device model! 1000V Order Number Package Number Package Description 74LVT244WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74LVT244WMX_NL M20B Pb-Free 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide (Note 1) 74LVT244SJ M20D Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74LVT244MSA MSA20 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide 74LVT244MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74LVT244MTCX_NL (Note 1) MTC20 Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74LVTH244WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74LVTH244SJ M20D Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74LVTH244MSA MSA20 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide 74LVTH244MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74LVTH244MTCX_NL (Note 1) MTC20 Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs 2005 Fairchild Semiconductor Corporation DS500154 www.fairchildsemi.com

Logic Symbol IEEE/IEC Pin Descriptions Pin Names Description OE 1, OE 2 3-STATE Output Enable Inputs I 0 I 7 Inputs O 0 O 7 Output Truth Tables Inputs Outputs OE 1 I n (Pins 12, 14, 16, 18) Connection Diagram L L L L H H H X Z Inputs Outputs OE 2 I n (Pins 3, 5, 7, 9) H L X Z L L L L H H H X Z HIGH Voltage Level LOW Voltage Level Immaterial High Impedance www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 2) Symbol Parameter Value Conditions Units V CC Supply Voltage 0.5 to 4.6 V V I DC Input Voltage 0.5 to 7.0 V V O DC Output Voltage 0.5 to 7.0 Output in 3-STATE V 0.5 to 7.0 Output in HIGH or LOW State (Note 3) V I IK DC Input Diode Current 50 V I GND ma I OK DC Output Diode Current 50 V O GND ma I O DC Output Current 64 V O! V CC Output at HIGH State 128 V O! V CC Output at LOW State ma I CC DC Supply Current per Supply Pin r64 ma I GND DC Ground Current per Ground Pin r128 ma T STG Storage Temperature 65 to 150 qc Recommended Operating Conditions Symbol Parameter Min Max Units V CC Supply Voltage 2.7 3.6 V V I Input Voltage 0 5.5 V I OH HIGH-Level Output Current 32 I OL LOW-Level Output Current 64 ma T A Free-Air Operating Temperature 40 85 qc 't/'v Input Edge Rate, V IN 0.8V 2.0V, V CC 3.0V 0 10 ns/v Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 3: I O Absolute Maximum Rating must be observed. 3 www.fairchildsemi.com

DC Electrical Characteristics T A 40qC to 85qC Symbol Parameter V CC (V) Min Typ Max Units Conditions (Note 4) V IK Input Clamp Diode Voltage 2.7 1.2 V I I 18 ma V IH Input HIGH Voltage 2.7 3.6 2.0 V O d 0.1V or V V IL Input LOW Voltage 2.7 3.6 0.8 V O t V CC 0.1V V OH Output HIGH Voltage 2.7 3.6 V CC 0.2 V I OH 100 PA 2.7 2.4 V I OH 8 ma 3.0 2.0 V I OH 32 ma V OL Output LOW Voltage 2.7 0.2 V I OL 100 PA 2.7 0.5 V I OL 24 ma 3.0 0.4 V I OL 16 ma 3.0 0.5 V I OL 32 ma 3.0 0.55 V I OL 64 ma I I(HOLD) Bushold Input Minimum Drive 3.0 75 PA V I 0.8V (Note 5) 75 PA V I 2.0V I I(OD) Bushold Input Over-Drive 3.0 500 PA (Note 6) (Note 5) Current to Change State 500 PA (Note 7) I I Input Current 3.6 10 PA V I 5.5V Control Pins 3.6 r1 PA V I 0V or V CC Data Pins 3.6 5 PA V I 0V 1 PA V I V CC I OFF Power Off Leakage Current 0 r100 PA 0V d V I or V O d 5.5V I PU/PD Power up/down 3-STATE V O 0.5V to 3.0V 0 1.5V r100 PA Output Current V I GND or V CC I OZL 3-STATE Output Leakage Current 3.6 5 PA V O 0.5V I OZH 3-STATE Output Leakage Current 3.6 5 PA V O 3.0V I OZH 3-STATE Output Leakage Current 3.6 10 PA V CC V O d 5.5V I CCH Power Supply Current 3.6 0.19 ma Outputs HIGH I CCL Power Supply Current 3.6 5 ma Outputs LOW I CCZ Power Supply Current 3.6 0.19 ma Outputs Disabled I CCZ Power Supply Current 3.6 0.19 ma V CC d V O d 5.5V, Outputs Disabled 'I CC Increase in Power Supply Current 3.6 0.2 ma One Input at V CC 0.6V (Note 8) Other Inputs at V CC or GND Note 4: All typical values are at V CC 3.3V, T A 25qC. Note 5: Applies to bushold versions only (74LVTH244). Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V CC or GND. Dynamic Switching Characteristics (Note 9) V CC T A 25qC Conditions Symbol Parameter (V) Min Typ Max Units C L 50 pf, R L 500: V OLP Quiet Output Maximum Dynamic V OL 3.3 0.8 V (Note 10) V OLV Quiet Output Minimum Dynamic V OL 3.3 0.8 V (Note 10) Note 9: Characterized in SOIC package. Guaranteed parameter, but not tested. Note 10: Max number of outputs defined as (n). n1 data inputs are driven 0V to 3V. Output under test held LOW. www.fairchildsemi.com 4

AC Electrical Characteristics T A 40qC to 85qC C L 50 pf, R L 500: Symbol Parameter V CC 3.3V r 0.3V V CC 2.7V Min Typ Max Min Max (Note 11) t PLH Propagation Delay Data to Output 1.1 3.8 1.1 4.0 t PHL 1.3 3.9 1.3 4.2 t PZH Output Enable Time 1.1 4.5 1.1 5.3 t PZL 1.4 4.4 1.4 5.0 t PHZ Output Disable Time 1.9 4.9 1.9 5.1 t PLZ 1.8 4.4 1.8 4.4 t OSHL Output to Output Skew 1.0 1.0 t OSLH (Note 12) Note 11: All typical values are at V CC 3.3V, T A 25qC. Note 12: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t OSHL ) or LOW-to-HIGH (t OSLH ). Parameter guaranteed by design. Units ns ns ns ns Capacitance (Note 13) Symbol Parameter Conditions Typical Units C IN Input Capacitance V CC 0V, V I 0V or V CC 3 pf C OUT Output Capacitance V CC 3.0V, V O 0V or V CC 6 pf Note 13: Capacitance is measured at frequency f 1 MHz, per MIL-STD-883, Method 3012. 5 www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B www.fairchildsemi.com 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D 7 www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide Package Number MSA20 www.fairchildsemi.com 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20 Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com 9 www.fairchildsemi.com