David Kebo Houngninou Instructional Assistant Professor Department of Computer Science and Engineering Texas A&M University *

Similar documents
Dr. Ishaq Unwala Rockwell Pl Phone #: (512)

Teaching Computer Architecture with FPGA Soft Processors

Evolution of CAD Tools & Verilog HDL Definition

The Microprocessor as a Microcosm:

Stavros Nikolaou. 413 Gates Hall URL: Ithaca, NY, 14853, USA Date of Birth: December, 1987

All MSEE students are required to take the following two core courses: Linear systems Probability and Random Processes

Electrical Engineering and Computer Sciences (EECS)

MS in Electrical Engineering & MS in Computer Engineering

AC : INTRODUCING LABORATORIES WITH SOFT PROCES- SOR CORES USING FPGAS INTO THE COMPUTER ENGINEERING CURRICULUM

The University of Reduced Instruction Set Computer (MARC)

Academic Course Description

PG Certificate. VLSI Design & Verification (RTL using Verilog, FPGA Design Flow & Verification) (Live Project)

TEACHING COMPUTER ARCHITECTURE THROUGH DESIGN PRACTICE. Guoping Wang 1. INTRODUCTION

UNIVERSITY OF YORK POSTGRADUATE PROGRAMME SPECIFICATION

Running OPAL-RT s ehs on National Instruments crio: Sub-microsecond power-electronic simulation

URL: Offered by: Should already know how to design with logic. Will learn...

Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

The ECE Curriculum. Prof. Bruce H. Krogh Associate Dept. Head.

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS

Bachelor of Engineering Technology (Electronics & Controls) Curriculum Document. Australian College of Kuwait. (September 2015) BEEF15 - Version 5.

Lecture 1: Introduction Course arrangements Recap of basic digital design concepts EDA tool demonstration

PG Certificate. Embedded, Internet Of Things & Android

COMPUTER ENGINEERING (CPE)

Erik Jonsson School of Engineering and Computer Science THE UNIVERSITY OF TEXAS AT DALLAS HISTORY OF EE 2310

Please consult the Department of Engineering about the Computer Engineering Emphasis.

The QR code here provides a shortcut to go to the course webpage.

Wireless Communications, Information Theory, Physical Layer Security, Cyber Security for Smart Grid, Cryptography, Network Coding.

An Efficient Designing of I2C Bus Controller Using Verilog

Summer Computer Science / Engineering

An overview of standard cell based digital VLSI design

ASSOCIATED ELECTRONICS RESEARCH FOUNDATION C-53 PHASE-II, NOIDA

FPGA for Complex System Implementation. National Chiao Tung University Chun-Jen Tsai 04/14/2011

Simplify System Complexity

LabVIEW: A Teaching Tool for the Engineering Courses

Lecture #1: Introduction

Jordan University of Science and Technology Faculty of Computer and Information Technology Department of Computer Engineering

Processor Architectures At A Glance: M.I.T. Raw vs. UC Davis AsAP

Chapter 1 Overview of Digital Systems Design

Computer Systems and Networks. ECPE 170 University of the Pacific

MS in Electrical Engineering & MS in Computer Engineering

Simplify System Complexity

Hardware Software Codesign of Embedded Systems

PREFACE. Changes to the SOPC Edition

EEM870 Embedded System and Experiment Lecture 3: ARM Processor Architecture

Jung-Lin Yang. Ph.D. and M.S. degree in the Dept. of Electrical and Computer Engineering University of Utah expected spring 2003

DIGITAL DESIGN TECHNOLOGY & TECHNIQUES

Don t Think You Need an FPGA? Think Again!

ECE 111 ECE 111. Advanced Digital Design. Advanced Digital Design Winter, Sujit Dey. Sujit Dey. ECE Department UC San Diego

University of Asia Pacific (UAP) Department of Computer Science and Engineering (CSE)

Design Verification Lecture 01

FPGA Based Digital Design Using Verilog HDL

FPGA design with National Instuments

Digital Electronics Education and Design Suite

Parallel Programming Multicore systems

ADMINISTRATIVE MANAGEMENT COLLEGE

Digital Logic Design Lab

Academic Course Description. VL2001 Digital System Design using Verilog First Semester, (Odd semester)

Codesign Framework. Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web.

Master of Engineering Preliminary Thesis Proposal For Prototyping Research Results. December 5, 2002

Remote Laboratories at NIU and Beyond (Department of Electrical Engineering)

Prof. Steven Nowick. Chair, Computer Engineering Program

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools

ASSOCIATE DEGREE REQUIREMENTS

COE 561 Digital System Design & Synthesis Introduction

DEPARTMENT OF COMPUTER SCIENCE

FACULTY PROFILE. Total Experience : Academic : 7 Years and 3 Months. Degree Branch / Specialization College University

Programme Specification. MSc Telecommunications Engineering 2016/17

CE 435 Embedded Systems Spring 2018

Session 2. >_ {Code4Loop}; Roochir Purani

PROGRAM OUTLINE. Information Technology with Co-op, System Programming. PROGRAM DESCRIPTION Concentration 1: DELIVERY METHODS PROGRAM DURATION

International Journal of Computer Sciences and Engineering. Research Paper Volume-6, Issue-2 E-ISSN:

ECE/CS Computer Design Lab

CADENCE VERILOG SIMULATION GUIDE AND TUTORIAL

Hardware Resources in Digital Systems Teaching

Design and Implementation of a Super Scalar DLX based Microprocessor

FPGA-Based Rapid Prototyping of Digital Signal Processing Systems

Department of Electrical and Computer Engineering, University of Rochester, Computer Studies Building,

Introduction to Embedded Systems

Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 3rd year engineering. Winter/Summer Training

Hardware/Software Co-design

Embedded Systems. 7. System Components

VERILOG 1: AN OVERVIEW

COMPUTER SCIENCE/INFORMATION SYSTEMS DEGREE PLAN

Computer Science (CS)

EE324: Microcontrollers and Interfacing. Office Hours: Mon, Wed, to 11.30am. Microcontrollers and Interfacing

Distributed Vision Processing in Smart Camera Networks

Computer Science. Computer Science 211. Degrees and Certificates Awarded. A.S. Computer Science Degree Requirements. Program Student Outcomes

Saint Petersburg Electrotechnical University "LETI" (ETU "LETI") , Saint Petersburg, Russian FederationProfessoraPopova str.

EECE 615: High-Frequency Design Techniques

MASTER OF SCIENCE (M.S.) MAJOR IN COMPUTER SCIENCE (NON-THESIS OPTION)

EE 4755 Digital Design Using Hardware Description Languages

Five Ways to Build Flexibility into Industrial Applications with FPGAs

An OpenSource Digital Circuit Design Flow

: REAL TIME SYSTEMS LABORATORY DEVELOPMENT: EXPERIMENTS FOCUSING ON A DUAL CORE PROCESSOR

Microprocessor Systems

discrete logic do not

RTL Coding General Concepts

Lecture 3 Introduction to VHDL

Design and Implementation of 5 Stages Pipelined Architecture in 32 Bit RISC Processor

DSP Builder Handbook Volume 1: Introduction to DSP Builder

Transcription:

David Kebo Houngninou Instructional Assistant Professor Department of Computer Science and Engineering Texas A&M University * davidkebo@tamu.edu EDUCATION Ph.D. in Computer Engineering Southern Methodist University Master of Science in Computer Engineering Washington University in St. Louis Bachelor of Science in Computer Engineering University of Evansville December 2017 Dallas, Texas December 2010 St. Louis, Missouri December 2008 Evansville, Indiana AWARDS Southern Methodist University, Bobby B. Lyle School of Engineering Research Days Outstanding Poster Award 2017 Southern Methodist University, Bobby B. Lyle School of Engineering Outstanding Graduate Student Award 2016 Outstanding Graduate Student Award 2015 DISSERTATION Implementation of Switching Circuit Models as Vector Space Transformations Modeling of switching circuits is the foundation for many Electronic Design Automation (EDA) tasks and is commonly used at various phases of the design flow for tasks such as simulation, justification, and other analyses. State-of-the-art simulation tools are based on discrete event algorithms using switching algebraic models and are highly optimized and mature. Symbolic simulation may also be implemented using a discrete event approach, or other approaches based on extracted functional models. The common foundation of modern simulation tools is that of a switching or Boolean algebraic model that may be augmented with timing information. Justification using switching circuit models are often based on solving the satisfiability problem and can be computationally expensive. Alternative models, such as the one proposed here have the potential to allow for advances in performance and storage requirements in applications such as simulation and justification. Recently, an alternative foundational model for conventional digital electronic circuits has been proposed where the circuits are modeled as transfer functions in the form of matrices. The essence of the new model is to represent information as an element in a vector space rather than as a switching function variable. In this way, switching circuits are likewise modeled as transformations from one vector space to another. We demonstrate that the vector space model can be effectively used as the basis for symbolic simulation, justification, and other applications. Advisor: Prof. Mitchell A Thornton PUBLICATIONS D. K. Houngninou and M. A. Thornton, "Simulation of switching circuits using transfer functions," 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), Boston, MA, 2017, pp. 511-514. D. K. Houngninou and M. A. Thornton, "Implementation of switching circuit models as transfer functions," 2016 IEEE International Symposium on Circuits and Systems (ISCAS), Montreal, QC, 2016, pp. 2162-2165.

TEACHING EXPERIENCE January 2016 - Present Adjunct Lecturer in Microprocessor Architecture and Interfacing Taught a course on the ARM Microprocessor Architecture and Interfacing. Covered topics such as memory structure and interfacing, bus systems, support chips, tools for hardware design, analysis, simulation, implementation, and debugging. Conducted the theoretical part of the course with a laboratory for students to design and analyze interfaces to processors, memories, and peripherals. August 2015 - December 2017 Adjunct Lecturer in Digital Systems Design Taught a course on Digital Systems Design including topics such as combinational logic synthesis using Verilog, FPGA architecture, and finite state machine design. Taught the use of HDLs for circuit specification and automated synthesis tools. Conducted laboratory experiments and a final design project. January 2018 - Present Adjunct Lecturer in Software Engineering Taught an introduction to software system development and an overview of development models and their stages. Covered system feasibility and requirements, architecture and design, validation and verification, maintenance, and evolution. The topics include project management and a review of current software engineering literature. January 2018 - Present Adjunct Lecturer in Discrete Computational Structures Taught students how to apply the concepts of discrete mathematics to computer science problems. Focused on mathematical principles central to computer science including sets, logic, and proofs. Covered additional topics such as an introduction to graph theory and combinatorics. August 2013 - December 2017 Teaching Assistant in Digital Systems Design Assisted students with combinational and sequential logic synthesis using Verilog Introduced students to HDL programming Assisted students with finite state machine design and pipelining Graded programming assignments January 2013 - May 2017 Teaching Assistant in Microprocessor Architecture and Interfacing Wrote interfacing labs based on the ARM7 and Cortex Microcontrollers Introduced students to assembly and C programming for embedded systems Graded Verilog programming assignments August 2012 - May 2017 Teaching Assistant in Digital Logic Design Provided students with instructions and guidance for digital logic design Developed lab experiments for combinational and sequential logic Graded digital logic design and Verilog programming labs 2

INDUSTRIAL EXPERIENCE Texas Instruments, Dallas TX May 2017 - September 2017 Design Intern Worked with the Multicore and DSP team on design and verification. Generated SOC system traffic from external masters in a Multicore DSP for IO cache coherence testing. Configured PCIe bus and ARM R5 cores as traffic drivers. IBM Research Lab, Cambridge, MA June 2014 - September 2014 Research Intern Performed temporal and structural graph analysis of governance, risk, and compliance data Designed and implemented tools for information and Data Visualization NXP Semiconductors, Austin TX May 2012 - August 2012 Software Developer Developed a Web Application for the wafer manufacturing facility Developed a dashboard application using the GRAILS framework Acquired Professional experience using the DHTMLX JavaScript library Wirevibe, Irving TX January 2011 - October 2011 Web Developer Professional experience in PHP, MySQL, JavaScript, AJAX, and CSS Development and maintenance of corporate websites MySQL database structure design CSS programming for website visual enhancements Magellan Integration, Evansville IN August 2008 - May 2010 Computer Engineer Level 1 Tested low-voltage equipment before delivery to customers Designed and documented security/surveillance systems and low-voltage projects Installed wireless routers on mobile security trailers Installed DVRs, cameras and motion detectors for customers Monitored and maintained the company VLANs Configured testing lab facilities and maintained Windows & UNIX servers Nanorobotics Laboratory, Polytechnique of Montreal Canada May 2007 - July 2007 Laboratory Research Assistant Examined and measured the resonance frequency of magneto elastic samples for medical use Implemented a VI (Virtual Instrument) under LabVIEW to record the frequency of Terfenol-D samples Assembled a circuit according to the project specifications to measure the resonance of Terfenol-D samples Documented experiments and submitted measurements for analysis PROJECTS Area: Digital System Design & VLSI Title: Finite state machine (Matrix multiplier) on Altera FPGA Datapath and Controller design in Verilog Timing analysis for performance optimization Title: 8-bit RISC CPU design in CADENCE Designed a block diagram of the CPU architecture including memory, ALU, and control unit. 3

Performed CPU layout simulation in CADENCE Performed LVS and DRC testing on the CPU in CADENCE Submitted layout for fabrication in a 0.6 micron CMOS process Area: Computer Architecture Title: Design of 5-stage pipeline processor in VHDL using Altera Modelsim Wrote a custom instruction set architecture for the processor Wrote test programs to test the behavior and hazards of the processor Calculated the execution time of the pipeline and processor MIPS rate Area: Wireless Sensor Network & Embedded Systems Title: Teleoperating Home Devices using TinyOS Designed a remote gate opener using TelosB/Tmote Sky motes and a servomotor Wrote an application in nesc for the wireless communication between the basestation and motes. Built the hardware setup and wired the servomotor to the mote external pins. Area: iphone OS Application Development Title: Sudoku for the iphone and ipad Wrote the application logic and the algorithm in Objective-C Upgraded user interface for integration with the ipad Title: Automated Phone Number Exchange for the iphone Contributed to the high-level specifications of the application Debugged and tested the application on the iphone simulator Area: Android OS Application Development Title: Android Phone to AXIS IP Camera Wrote an Android phone application in Java to control an IP camera remotely Established the communication between the phone and the camera via sockets Implemented control functions to move the IP camera from the phone using the AXIS API Implemented the application graphical user interface Area: Computer Networking Title: Design and implementation of a computer network with WAN connectivity for Oncology Hematology Associates of Southwest Indiana Draw the network diagram including the VLANs structure Documented the current protocol configurations Wrote network configuration files with VLANs and ports configuration on Cisco Catalyst switches. SKILLS Digital Systems Design Microprocessor Architecture Formal Hardware Verification and Validation RTL Synthesis and test Embedded Systems Programming FPGA Architecture SOFTWARE & OS Code Composer Studio Altera Quartus II Cadence Verilog XL Keil µvision Synopsys Design Vision Eclipse IDE Xilinx ISE NI Multisim NI LabVIEW MATLAB Mac OS X Linux 4

PROGRAMMING LANGUAGES Verilog VHDL Assembly C / C++ Python Java D3.js JavaScript library SERVICE & COMMUNITY OUTREACH Cercle Social Non-Profit, Dallas, TX October 2010 - Present President The non-profit for Education donates energy-efficient computers and microcomputers such the Raspberry Pi in schools in Africa. Our programs give a chance to students in rural and underserved areas to learn the basics of computer software and programming in middle and high school. Our latest project is available on pi.cerclesocial.org. As President and member of the Board, my responsibilities are the following: Oversee the grant writing process to secure funding for educational projects. Ensure that the Executive Board s decisions are implemented efficiently. Bring innovative ideas to implement our educational programs. Oversees the proper functioning of the Organization in the USA and Benin 5