Packet Switching. Guevara Noubir Fundamentals of Computer Networks. Computer Networks: A Systems Approach, L. Peterson, B. Davie, Morgan Kaufmann

Similar documents
HWP2 Application level query routing HWP1 Each peer knows about every other beacon B1 B3

Cell Switching (ATM) Commonly transmitted over SONET other physical layers possible. Variable vs Fixed-Length Packets

Packet Switching. Hongwei Zhang Nature seems to reach her ends by long circuitous routes.

Cell Format. Housekeeping. Segmentation and Reassembly AAL 3/4

Switching and Forwarding - continued

Switching and Forwarding - continued

Switching and Forwarding

Research paper Measured Capacity of an Ethernet: Myths and Reality

Internetworking Part 1

Packet Switching Techniques

Switching and Forwarding

Administrivia. Homework on class webpage If you are having problems following me in class (or doing the homework problems), please buy the textbook

Switching and Forwarding Reading: Chapter 3 1/30/14 1

Router Construction. Workstation-Based. Switching Hardware Design Goals throughput (depends on traffic model) scalability (a function of n) Outline

Switching and bridging

Packet Switching - Asynchronous Transfer Mode. Introduction. Areas for Discussion. 3.3 Cell Switching (ATM) ATM - Introduction

CompSci 356: Computer Network Architectures. Lecture 7: Switching technologies Chapter 3.1. Xiaowei Yang

Part 5: Link Layer Technologies. CSE 3461: Introduction to Computer Networking Reading: Chapter 5, Kurose and Ross

ATM Technology in Detail. Objectives. Presentation Outline

Asynchronous. nous Transfer Mode. Networks: ATM 1

CSCI Computer Networks

ATM. Asynchronous Transfer Mode. these slides are based on USP ATM slides from Tereza Carvalho. ATM Networks Outline

Lecture 7. Reminder: Homework 2, Programming Project 1 due today. Homework 3, Programming Project 2 out, due Thursday next week. Questions?

BROADBAND AND HIGH SPEED NETWORKS

Master Course Computer Networks IN2097

Lecture 22 Overview. Last Lecture. This Lecture. Next Lecture. Internet Applications. ADSL, ATM Source: chapter 14

Asynchronous Transfer Mode

Asynchronous Transfer Mode (ATM) ATM concepts

1997, Scott F. Midkiff 1

Switching / Forwarding

A T M. Cell Switched Technology. not SMDS. Defacto Standard Multimedia capable Use with SONET or SDH. Fixed Length - 53 bytes. DigiPoints Volume 1

ATM. Asynchronous Transfer Mode. (and some SDH) (Synchronous Digital Hierarchy)

Chapter 3 Packet Switching

! Cell streams relating to different media types are multiplexed together on a statistical basis for transmission and switching.

Outline. Routing. Introduction to Wide Area Routing. Classification of Routing Algorithms. Introduction. Broadcasting and Multicasting

Outline. Circuit Switching. Circuit Switching : Introduction to Telecommunication Networks Lectures 13: Virtual Things

Chapter 10. Circuits Switching and Packet Switching 10-1

BROADBAND AND HIGH SPEED NETWORKS

The Network Layer and Routers

ATM networks. C. Pham Université de Pau et des Pays de l Adour LIUPPA Laboratory

CSCI-1680 Link Layer Wrap-Up Rodrigo Fonseca

CSCI-1680 Link Layer Wrap-Up Rodrigo Fonseca

Module 10 Frame Relay and ATM

Bandwidth-on-Demand up to very high speeds. Variety of physical layers using optical fibre, copper, wireless. 3BA33 D.Lewis

Medium Access Protocols

ATM Logical Connections: VCC. ATM Logical Connections: VPC

CPEG 514. Lecture 11 Asynchronous Transfer Mode (ATM) CPEG 514

Ethernet Switches (more)

Packet Switching. Packet Switching (CSE 573S) Packet Switching Methods. Packet Switching. Ken Wong Washington University

Lesson 3 Network technologies - Controlling

Ch. 4 - WAN, Wide Area Networks

ATM Networks. Raj Jain

ATM Introduction. The Grand Unification 2005/03/11. (C) Herbert Haas

Link Layer. w/ credit to Rick Graziani (Cabrillo) for some of the anima<ons

CSCI-1680 Link Layer Wrap-Up Rodrigo Fonseca

CSCI-1680 Link Layer Wrap-Up Rodrigo Fonseca

TOC: Switching & Forwarding

WAN Technologies (to interconnect IP routers) Mario Baldi

Copyright 2010, Elsevier Inc. All rights Reserved

DigiPoints Volume 1. Leader Guide. Module 12 Asynchronous Transfer Mode. Summary. Outcomes. Objectives. Prerequisites

TOC: Switching & Forwarding

ST.MOTHER THERESA ENGINEERING COLLEGE

ATM in TCP/IP environment: Adaptations and Effectiveness

Asynchronous Transfer Mode (ATM) Broadband ISDN (B-ISDN)

This Lecture. BUS Computer Facilities Network Management X.25. X.25 Packet Switch. Wide Area Network (WAN) Technologies. X.

Data Link Layer. Our goals: understand principles behind data link layer services: instantiation and implementation of various link layer technologies

BROADBAND AND HIGH SPEED NETWORKS

Reminder: Datalink Functions Computer Networking. Datalink Architectures

Virtual University of Pakistan. Describe the Hidden Node and Exposed Node problems in Standard? VUSR. [Larry L. Peterson]

ATM Networks: An Overview

Communication Networks

Figure 10.1 Cell switching principles: (a) routing schematic; (b) VP routing; (c) VC routing.

Switching Hardware. Spring 2015 CS 438 Staff, University of Illinois 1

Protocol Architecture (diag) Computer Networks. ATM Connection Relationships. ATM Logical Connections

Telematics Chapter 7: MPLS

Distributed Queue Dual Bus

CS610- Computer Network Solved Subjective From Midterm Papers

Lecture 03 Chapter 11 Asynchronous Transfer Mode

Wireless Networks. Communication Networks

William Stallings Data and Computer Communications 7 th Edition. Chapter 11 Asynchronous Transfer Mode

Link Layer. w/ much credit to Cisco CCNA and Rick Graziani (Cabrillo)

MPLS AToM Overview. Documentation Specifics. Feature Overview

Hubs. Interconnecting LANs. Q: Why not just one big LAN?

IV. PACKET SWITCH ARCHITECTURES

Adaptation Problems and Solutions. MARCOM 97, Dipl.-Ing. Kai-Oliver Detken, BIBA Bremen, Germany, October the 16th, 1997

NETWORK PARADIGMS. Bandwidth (Mbps) ATM LANS Gigabit Ethernet ATM. Voice, Image, Video, Data. Fast Ethernet FDDI SMDS (DQDB)

CISC452 Telecommunications Systems. Lesson 6 Frame Relay and ATM

Module 10 Frame Relay and ATM

ATM Asynchronous Transfer Mode revisited

Virtual Link Layer : Fundamentals of Computer Networks Bill Nace

L8: Packet Switching. Hui Chen, Ph.D. Dept. of Engineering & Computer Science Virginia State University Petersburg, VA 23806

Advanced Internet Technologies

ATM Switches. Switching Technology S ATM switches

Appendix 5 - ATM Technology in Detail

CS/ECE 438: Communication Networks for Computers Spring 2018 Midterm Examination Online

Internet Multicast Routing

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture

Asynchronous Transfer Mode

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture

Introduction. ATM Technology. What is ATM? Agenda

Transcription:

Guevara Noubir Textbook: Chapter 3. Computer Networks: A Systems Approach, L. Peterson, B. Davie, Morgan Kaufmann

Outline Store- and- Forward Switches Cell Switching Segmenta?on and Reassembly Bridges and Extended LANs Switch Design

Scalable Networks Switch Forwards packets from input port to output port Port selected based on address in packet header Virtual circuit (connec?on- oriented) vs. Datagram (connec?onless) T3 T3 STS-1 Input ports Switch T3 T3 STS-1 Output ports Advantages Cover large geographic area (tolerate latency) Support large numbers of hosts (scalable bandwidth)

Virtual Circuit (VC) Switching Explicit connec?on setup (and tear- down) phase Subsequent packets follow same circuit Some?mes called connec%on- oriented model 3 5 0 2 Switch 1 1 11 3 2 0 Switch 2 1 Analogy: phone call Host A Each switch maintains a VC table w/ entries: input VCI, output VCI, input port, output port 7 0 Switch 3 1 3 2 4 Host B

Virtual Circuit Switching Connec?on Setup approaches: Permanent Virtual Circuits (PVC): manually setup/removed by network administrators Switched Virtual Circuits (SVC): dynamically setup through signaling over some control channels Connec?on state => VC table Incoming interface, VC Iden?fier (VCI), outgoing interface, outgoing VCI SVC: The setup message is forwarded over the network New entries are created in the VC table and des?na?on switches choose incoming VCI When the setup message reaches the des?na?on, connec?on acknowledgements and chosen VCI are communicated back to the source

Virtual Circuits Examples of Virtual Circuit Technology: Frame Relay, X.25, Asynchronous Transfer Mode (ATM) Frame Relay was popular for crea?ng virtual private networks (VPNs) using PVC. ATM is a more complex technology that provides mechanisms for suppor?ng quality of service More success in Wide Area Networks, DSL but not on LAN

Datagram Switching No connec?on setup phase Each packet forwarded independently Some?mes called connec%onless model Host D Analogy: postal system Each switch maintains a forwarding (routing) table 0 Switch 1 3 1 Host C 2 Host A Host E Host F 2 Switch 2 3 1 0 Host G 0 Switch 3 Host B 1 3 2 Host H

Source Rou?ng The informa?on to route the packet is provided by the source host and included in the packet Example of implemen?ng source rou?ng: Assign a number to each switch output port Include the list of output ports that the packet has to go through The list is rotated by the intermediate switches before forwarding Disadvantage: Packet ini?ators need to have a sufficient informa?on about the network topology The header has a variable length

Source Rou?ng

Virtual Circuit Model Typically wait full RTT for connec?on setup before sending first data packet. While the connec?on request contains the full address for des?na?on, each data packet contains only a small iden?fier, making the per- packet header overhead small. If a switch or a link in a connec?on fails, the connec?on is broken and a new one needs to be established. Connec?on setup provides an opportunity to reserve resources.

Datagram Model There is no round trip?me delay wai?ng for connec?on setup; a host can send data as soon as it is ready. Source host has no way of knowing if the network is capable of delivering a packet or if the des?na?on host is even up. Since packets are treated independently, it is possible to route around link and node failures. Successive packets may follow different paths and be received out of order. Since every packet must carry the full address of the des?na?on, the overhead per packet is higher than for the connec?on- oriented model.

Cell Switching (ATM) Connec?on- oriented packet- switched network Used in both WAN and LAN se^ngs Signaling (connec?on setup) Protocol: Q.2931 Specified by ATM forum (www.atmforum.com) Packets are called cells 5- byte header + 48- byte payload Commonly transmifed over SONET (Synchronous Op?cal NETwork) other physical layers possible: SDH, Wireless, DSL

Variable vs Fixed- Length Packets No Op?mal Length if small: high header- to- data overhead if large: low u?liza?on for small messages Fixed- Length Easier to Switch in Hardware simpler enables parallelism

Big vs Small Packets Small Improves Queue behavior finer- grained pre- emp?on point for scheduling link maximum packet = 4KB link speed = 100Mbps transmission?me = 4096 x 8/100 = 327.68us high priority packet may sit in the queue 327.68us in contrast, 53 x 8/100 = 4.24us for ATM near cut- through behavior two 4KB packets arrive at same?me link idle for 327.68us while both arrive at end of 327.68us, s?ll have 8KB to transmit in contrast, can transmit first cell amer 4.24us at end of 327.68us, just over 4KB lem in queue

Big vs Small (cont) Small Improves Latency (for voice) voice digitally encoded at 64Kbps (8- bit samples at 8KHz) need full cell s worth of samples before sending cell example: 1000- byte cells implies 125ms per cell (too long) smaller latency implies no need for echo cancellers ATM Compromise: 48 bytes = (32+64)/2

Cell Format User- Network Interface (UNI) 4 8 16 3 1 GFC VPI VCI Type CLP host- to- switch format GFC: Generic Flow Control (not used) VCI: Virtual Circuit Iden?fier VPI: Virtual Path Iden?fier Type: management, conges?on control, AAL5 (later) CLPL Cell Loss Priority HEC: Header Error Check (CRC- 8) Network- Network Interface (NNI) switch- to- switch format GFC becomes part of VPI field 8 HEC (CRC-8) 384 (48 bytes) Payload

Segmenta?on and Reassembly ATM Adapta?on Layer (AAL) AAL 1 (CBR) and 2 (VBR) designed for applica?ons that need guaranteed rate (e.g., voice, video) AAL 3/4 designed for packet data AAL 5 is an alterna?ve standard for packet data. Designed by the computer industry. Most used interface to ATM. AAL A TM AAL A TM

AAL 3/4 Convergence Sublayer Protocol Data Unit (CS- PDU) CPI: common part indicator (version field: currently 0) Btag/Etag:beginning and ending tag BAsize: hint on amount of buffer space to allocate Length: size of whole PDU

Cell Format Type BOM: beginning of message COM: con?nua?on of message EOM end of message SEQ: sequence number MID: message id Length: number of bytes of PDU in this cell

AAL5 CS- PDU Format pad so trailer always falls at end of ATM cell Length: size of PDU (data only) CRC- 32 (detects missing or misordered cells) Cell Format end- of- PDU bit in Type field of ATM header

Bridges and Extended LANs LANs have physical limita?ons (e.g., 2500m) Connect two or more LANs with a bridge Accept and forward strategy Level 2 connec?on (does not add packet header) A B C Bridge Port 1 Port 2 X Y Z Ethernet Switch is a LAN Switch = Bridge

Learning Bridges Do not forward when unnecessary Maintain forwarding table A B C Bridge Port 1 Port 2 X Y Z Host Port A 1 B 1 C 1 X 2 Y 2 Z 2 Learn table entries based on source address Table is an op?miza?on; need not be complete Always forward broadcast frames

Spanning Tree Algorithm Problem: loops A B3 B C B5 B2 D B7 K E F B1 G H I B6 B4 J Bridges run a distributed spanning tree algorithm select which bridges ac?vely forward developed by Radia Perlman now IEEE 802.1 specifica?on

Algorithm Overview Each bridge has unique id (e.g., B1, B2, B3) Select bridge with smallest id as root Select bridge on each LAN closest to root as designated bridge (use id to break?es) A Each bridge forwards frames over each LAN for which it B3 C is the designated bridge B5 B B2 D B7 K E F B1 G H I B6 B4 J

Algorithm Details Bridges exchange configura?on messages id for bridge sending the message id for what the sending bridge believes to be root bridge distance (hops) from sending bridge to root bridge Each bridge records current best configura?on message for each port Ini?ally, each bridge believes it is the root

Algorithm Detail (cont) When learn not root, stop genera?ng config messages in steady state, only root generates configura?on messages When learn not designated bridge, stop forwarding config messages in steady state, only designated bridges forward config messages Root con?nues to periodically send config messages If any bridge does not receive config message amer a period of?me, it starts genera?ng config messages claiming to be the root

Broadcast and Mul?cast Forward all broadcast/mul?cast frames On all ac?ve ports except the one on which the frame was received Learn when no group members downstream Accomplished by having each member of group G send a frame to bridge mul?cast address with G in source field

Limita?ons of Bridges Do not scale Spanning tree algorithm does not scale Broadcast does not scale Do not accommodate heterogeneity Cau?on: beware of transparency Bridged LANs do not always behave as single shared medium LAN: they drop packets when congested, higher latency

Virtual LANs (VLAN) VLANs are used to: Increase scalability: reduce broadcast messages Provide some basic security by separa?ng LANs VLANs have an ID (color). Bridges insert the VLAN ID between the ethernet header and its payload Packets (unicast and mul?cast) are only forwarded to VLAN with the same ID as the source VLAN

Design of Switches Design goals: Throughput, Scalability, Cost Throughput: Is not equal to the sum of speeds of input/output links Depends also on packet size (some opera?ons have to be executed for all packets independently of their size): packet per second metric => Throughput is a func?on of traffic Scalability: How does hardware cost increase as a func?on of IN/ OUT

Ports and Fabrics Ports: Func?ons: Interface with links, buffer packets, maintain tables for VCI (incoming/outgoing VCI) FIFO buffers are not suitable because of head- of- line blocking QoS policies have to be embedded in the buffer management (e.g., scheduling, discarding) Fabrics: Func?on: deliver packet to the right output

Worksta?on- Based Aggregate bandwidth 1/2 of the I/O bus bandwidth capacity shared among all hosts connected to switch example: 133MHz, 64 bits bus => 8Gbps/2 => few 100MHz ports Packets-per-second must be able to switch small packets 1000,000 packets-persecond is achievable for a PC e.g., 64-byte packets implies 512Mbps which is too small for a switch CPU Main memory I/O bus Interface 1 Interface 2 Interface 3

Switching Hardware Design Goals Throughput (depends on traffic model) Scalability (a func?on of n) Input port Output port Input port Input port Input port Fabric Output port Output port Output port Ports Circuit management (e.g., map VCIs, route datagrams) Buffering (input and/or output) Fabric As simple as possible Some?mes do buffering (internal)

Buffering Wherever conten?on is possible input port (contend for fabric) internal (contend for output port) output port (contend for link) Head- of- Line Blocking input buffering: avoid FIFO

Crossbar Switches

Knockout Switch Example crossbar Concentrator select l of n packets 2x2 switches randomly select a winner D Inputs D D D Complexity is sill: n 2 D D D D D D D D D D 1 2 3 4 Outputs

Knockout Switch (cont) Output Buffer Shifter (a) Buffers Shifter (b) Buffers Shifter (c) Buffers

Self- Rou?ng Fabrics Banyan Network constructed from simple 2 x 2 switching elements self- rou?ng header afached to each packet elements arranged to route based on this header no collisions if input packets sorted into ascending order complexity: n log 2 n

Self- Rou?ng Fabrics (cont) Batcher Network switching elements sort two numbers some elements sort into ascending (clear) some elements sort into descending (shaded) elements arranged to implement merge sort complexity: n log 2 2 n Common Design: Batcher- Banyan Switch

High- Speed IP Router Switch (possibly ATM) Line Cards + Forwarding Engines link interface router lookup (input) common IP path (input) packet queue (output) Network Processor rou?ng protocol(s) excep?onal cases

High- Speed Router Line card (forwarding buffering) Routing software w/ router OS Routing CPU Buffer memory Line card (forwarding buffering) Line card (forwarding buffering) Line card (forwarding buffering)

Alterna?ve Design NI with up. NI with up PC CPU MEM PC CPU MEM NI with up. NI with up NI with up. NI with up PC CPU MEM Crossbar Switch PC CPU MEM NI with up. NI with up NI with up. NI with up PC CPU MEM PC CPU MEM NI with up. NI with up

ATM in the LAN ATM is used generally used for backbones ATM can also be used for LAN but requires special mechanisms to emulate LAN characteris?cs (e.g., broadcast used by ARP) Solu?ons: New protocols that do not require broadcast (e.g., ATMARP) Emulate shared media LAN: LAN Emula?on (LANE)

LANE LANE servers: LAN Emula?on Configura?on Server (LECS): configura%on LAN Emula?on Server (LES): configura%on Broadcast and Unknown Server (BUS): data transfer LAN Emula?on Client (LEC): Is connected to the LECS through a predefined VC Gets config info from LECS (e.g., type of LAN, maximum packet size, ATM address of the LES) LEC registers with LES (ATMADDR, MACADDR), and gets the BUS ATMADDR Broadcast is sent to BUS Unicast: first packet sent to BUS + Address resolu?on request to LES, subsequent packets are directly sent to the des?na?on over a newly established VC