CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY

Similar documents
MaanavaN.Com CS1202 COMPUTER ARCHITECHTURE

UNIT I BASIC STRUCTURE OF COMPUTERS Part A( 2Marks) 1. What is meant by the stored program concept? 2. What are the basic functional units of a

PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.

MARTHANDAM COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF INFORMATION TECHNOLOGY TWO MARK QUESTIONS AND ANSWERS

UNIT I DATA REPRESENTATION, MICRO-OPERATIONS, ORGANIZATION AND DESIGN

QUESTION BANK UNIT-I. 4. With a neat diagram explain Von Neumann computer architecture

CS6303-COMPUTER ARCHITECTURE UNIT I OVERVIEW AND INSTRUCTIONS PART A

CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1

2 MARKS Q&A 1 KNREDDY UNIT-I

JNTUWORLD. 1. Discuss in detail inter processor arbitration logics and procedures with necessary diagrams? [15]

4. What are basic operations of a computer? The basic operations are READ and WRITE.

Course Description: This course includes concepts of instruction set architecture,

INTELLIGENCE PLUS CHARACTER - THAT IS THE GOAL OF TRUE EDUCATION UNIT-I

Computer organization and architecture UNIT-I 2 MARKS

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK

SAE5C Computer Organization and Architecture. Unit : I - V

Unit IV MEMORY SYSTEM PART A (2 MARKS) 1. What is the maximum size of the memory that can be used in a 16-bit computer and 32 bit computer?

Computer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM

DC57 COMPUTER ORGANIZATION JUNE 2013

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

SYLLABUS. osmania university CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION CHAPTER - 2 : BASIC COMPUTER

DHANALAKSHMI SRINIVASAN INSTITUTE OF RESEARCH AND TECHNOLOGY. Department of Computer science and engineering

ROEVER ENGINEERING COLLEGE DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

3. Compute the effective CPI for a processor, for the following instruction mix:

CS6303 Computer Architecture Regulation 2013 BE-Computer Science and Engineering III semester 2 MARKS

b) Write basic performance equation.

Latches. IT 3123 Hardware and Software Concepts. Registers. The Little Man has Registers. Data Registers. Program Counter

Computer Organisation CS303

k -bit address bus n-bit data bus Control lines ( R W, MFC, etc.)

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS

High Performance Computer Architecture Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

PART B UNIT II PART A

COA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.

Donn Morrison Department of Computer Science. TDT4255 Memory hierarchies

101. The memory blocks are mapped on to the cache with the help of a) Hash functions b) Vectors c) Mapping functions d) None of the mentioned

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

1. Define Computer Architecture. Computer Architecture deals with the structure and behavior of a computer including the information formats.

COMPUTER ORGANIZATION AND ARCHITECTURE

PREPARED BY: S.SAKTHI, AP/IT

Basic Processing Unit: Some Fundamental Concepts, Execution of a. Complete Instruction, Multiple Bus Organization, Hard-wired Control,

CS COMPUTER ORGANIZATION AND ARCHITECTURE DEPARTMENT OF INFORMATION TECHNOLOGY 4th Semester 2 &16 Marks Question and Answer

Computer and Hardware Architecture I. Benny Thörnberg Associate Professor in Electronics

Cycle Time for Non-pipelined & Pipelined processors

ASSEMBLY LANGUAGE MACHINE ORGANIZATION

Computer Organization

Structure of Computer Systems

Contents. Main Memory Memory access time Memory cycle time. Types of Memory Unit RAM ROM

Pollard s Attempt to Explain Cache Memory

Instruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU


Computer Architecture

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING UNIT-1

a) Memory management unit b) CPU c) PCI d) None of the mentioned

Digital System Design Using Verilog. - Processing Unit Design

Reader's Guide Outline of the Book A Roadmap For Readers and Instructors Why Study Computer Organization and Architecture Internet and Web Resources

Computer Organization and Assembly Language (CS-506)

UNIT-V MEMORY ORGANIZATION

Copyright 2012, Elsevier Inc. All rights reserved.

Computer Architecture. A Quantitative Approach, Fifth Edition. Chapter 2. Memory Hierarchy Design. Copyright 2012, Elsevier Inc. All rights reserved.

Computer Architecture A Quantitative Approach, Fifth Edition. Chapter 2. Memory Hierarchy Design. Copyright 2012, Elsevier Inc. All rights reserved.

7. Discuss the hardware signals and superscalar architecture of Pentium BTL 2 Understand

VETRI VINAYAHA COLLEGE OF ENGINEERING AND TECHNOLOGY THOTTIAM DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING B.

Darshan Institute of Engineering & Technology for Diploma Studies Unit - 1

LECTURE 10. Pipelining: Advanced ILP

Copyright 2012, Elsevier Inc. All rights reserved.

ECE 3055: Final Exam

chapter 8 The Memory System Chapter Objectives

MARIE: An Introduction to a Simple Computer

There are different characteristics for exceptions. They are as follows:

M. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60

DEPARTMENT OF CSE VELTECH MULTITECH DR.RANGARAJAN DR.SAKUNTHALA ENGINEERING COLLEGE COMPUTER ORGANIZATION AND ARCHITECTURE CS2253

VALLIAMMAI ENGINEERING COLLEGE

14 CS / IT 403 II/IV B.Tech (Regular)DEGREE EXAMINATION

Department of Computer Science and Engineering

Processing Unit CS206T

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Discrete Mathematical Structures. Answer ONE question from each unit.

Keywords and Review Questions

machine cycle, the CPU: (a) Fetches an instruction, (b) Decodes the instruction, (c) Executes the instruction, and (d) Stores the result.

ECE 341. Lecture # 16

PowerPC 740 and 750

Control unit. Input/output devices provide a means for us to make use of a computer system. Computer System. Computer.

ELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 7: Memory Organization Part II

Operating system Dr. Shroouq J.

4. Hardware Platform: Real-Time Requirements

EI338: Computer Systems and Engineering (Computer Architecture & Operating Systems)

Computer Organization

COMPUTER ORGANISATION CHAPTER 1 BASIC STRUCTURE OF COMPUTERS

Hardwired Control (4) Micro-programmed Control Ch 17. Micro-programmed Control (3) Machine Instructions vs. Micro-instructions

Micro-programmed Control Ch 15

5 Computer Organization

Machine Instructions vs. Micro-instructions. Micro-programmed Control Ch 15. Machine Instructions vs. Micro-instructions (2) Hardwired Control (4)

Micro-programmed Control Ch 15

CS650 Computer Architecture. Lecture 9 Memory Hierarchy - Main Memory

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

PESIT Bangalore South Campus

Computer Organization and Architecture (CSCI-365) Sample Final Exam

Chapter 5 Internal Memory

Tutorial 4 KE What are the differences among sequential access, direct access, and random access?

OXFORD ENGINEERING COLLEGE (NAAC ACCREDITED WITH B GRADE) DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING LIST OF QUESTIONS

Transcription:

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Sub. Code & Name: CS2253 Computer organization and architecture Year/Sem : II/IV UNIT- I BASIC STRUCTURE OF COMPUTERS PART A(2 Marks) 1. What are the registers generally contained in the processor? 2. Define interrupt and ISR. 3. Define Bus. What are the different buses in a CPU? 4. What is the use of buffer register? 5. Compare single bus structure and multiple bus structure. 6. What is System Software? Give an example. 7. What is Application Software? 8. What is a compiler? 9. What is text editor? 10. Discuss about OS as system software. 11. What is multiprogramming or multitasking? 12. What is elapsed time of computer system? 13. What is processor time of a program? 14. Write down the basic performance equation? 15. What is byte addressable memory? 16. What is big Endean and little Endean format? 17. What are condition code flags?

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 2 18. What are the commonly used condition code flags? 19. Define addressing mode. 20. What are the various addressing modes? 21. What are the four basic types of operations that need to be supported by an Instruction set? 22. What is assembler directive? 23. Define device interface. 24. Give an example each of zero- address, one-address, two-address and threeaddress instructions. 25. Give the symbol of a full adder circuit for a single stage addition and give the expression for sum. 26. What is n-bit ripple carry adder? 27. What are the 2 ways to detect overflow in an n-bit adder? 28. What are the two approaches to reduce delay in adders? 29. What is booth algorithm? 30. What are the two attractive features of Booth algorithm? 31. What are the two techniques for speeding up the multiplication operation? 32. How CSA speeds up multiplication. 33. Write down the steps for restoring division and non-restoring division. 34. What is the advantage of non restoring over restoring division? 35. Briefly explain the floating point representation with an example. 36. What are the exceptions encountered in FP operation? 37. What are guard bits? 38. What are the ways to truncate guard bits? PART B (16 Marks) 1. (a) Explain the Differences between CISC & RISC. (8) (b) Explain the various Instruction types? (8) 2. Write in detail about various addressing modes. (16) 3. Explain the various generations of Computer (16)

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 3 4. (a) Explain the Booth s algorithm for multiplication of signed two s Complement numbers. (8) (b) Explain the multiple bus organization in detail. (8) 5. Explain the floating point addition and subtraction (16) 6. (a)state the Non restoring division technique (8) (b)draw and explain the flowchart of floating point addition process. (8) 7. Explain with a diagram the designs of a fast multiplier using carry save Adder circuit (16) 8. Give the block diagram for a floating point adder / sub tractor unit and discuss its operation (16) UNIT-II BASIC PROCESSING UNIT PART A(2 Marks) 1. Define data path. 2. What is known as multiphase clocking? 3. Define MFC. 4. What is WMFC? 5. What is mean by branch instruction? 6. Define register file. 7. What are the two approaches used for generating the control signals in Proper sequence? 8. What are the factors determine the control signals? 9. What are the features of the hardwired control? 10. What is micro programmed control? 11. What is control word? 12. Define micro routine and microinstruction. 13. What is control store? 14. Name some register output control signals.

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 4 15. What is vertical organization and horizontal organization? 16. Compare vertical organization and horizontal organization. 17. What is the drawback of micro programmed control? PART-B (16 Marks) 1. Explain the concept of hardwired control unit (16) 2. Explain the concept of micro programmed control unit (16) 3. a. Sketch and explain the multiple bus organization (8) b. Explain the execution of complete instruction (8) 4. Explain in detail about nano-programming (16) UNIT III PIPELINING PART-A (2 Marks) 1. Name the four steps in pipelining. 2. What is data hazard? 3. What are instruction hazards? 4. What are called stalls? 5. What is structural hazard? 6. What is said to be side effect? 7. What is branch folding? 8. Define speculative execution. 9. What is called static and dynamic branch prediction? 10. What are condition codes? 11. What are superscalar processors? 12. What is imprecise and precise exception? PART-B(16 Marks)

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 5 1. Describe in detail about pipeline processing. (16) 2. a. Explain in detail about data hazards (10) b. Briefly explain about different types of exception. (6) 3. Explain in detail about instruction hazards (16) 4. Explain in detail about the following a) Influence on instruction set (8) b) Data path considerations (8) UNIT- IV MEMORY SYSTEM PART- A(2 Marks) 1. Define memory access time? 2. Define memory cycle time? 3. What is MMU? 4. Define static memories? 5. What are the Characteristics of semiconductor RAM memories? 6. What are the Characteristics of SRAMs? 7. What are the Characteristics of DRAMs? 8. Define Memory Latency. 9. What are asynchronous DRAMs? 10. What are synchronous DRAMs? 11. What is double data rate SDRAMs? 12. What are SIMMs and DIMMs? 13. What is memory Controller? 14. Differentiate static RAM and dynamic RAM. 15. What are RDRAMs? 16. What are the special features of Direct RDRAMs? 17. What are RIMMs? 18. Define ROM.

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 6 19. What are the features of PROM? 20. Define flash memory. 21. What is locality of reference? 22. What are the two aspects of locality of reference? Define them. 23. What are the two ways in which the system using cache can proceed for a write operation? 24. What is write through protocol? 25. What is write-back or copy back protocol? 26. What is load-through or early restart? 27. What are the types of mapping technique? 28. What is a hit? Define hit rate. 29. Define miss rate? Define miss penalty. 30. Define access time for magnetic disks. 31. What is the formula for calculating the average access time experienced by the processor? 32. What is the formula for calculating the average access time experienced by the processor in a system with two levels of caches? 33. What is virtual memory technique? PART B (16 Marks) 1. Illustrate the characteristics of some common memory technologies. (16) 2. (a)describe in detail about associative memory. (8) (b) Comparing paging and segmentation mechanisms for implementing the virtual memory. (8) 3. What is Memory Interleaving? Explain the addressing of multiple modules Memory system. (16) 4. Discuss the different mapping techniques used in cache memories and their relative merits and demerits. (16)

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 7 5. What do you mean by virtual memory? Discuss how paging helps in implementing virtual memory. (16) 6. (a) Discuss any six ways of improving the cache performance. (8) (b) Illustrate memory read and write operation. (8) UNIT-V I/O ORGANIZATION PART-A(2Marks) 1. What is memory mapped I/O? 2. What is program controlled I/O? 3. What are the various mechanisms for implementing I/O operations? 4. What are vectored interrupts? 5. When the privilege exception arises? 6. What is time slicing? 7. What is DMA? 8. What is DMA controller? 9. What is cycle stealing? 10. What is bus arbitration? 11. What are the three types of buses? 12. What are the objectives of USB? 13. What is synchronous bus? 14. What is asynchronous bus? 15. What are the functions of typical I/O interface? PART B (16 Marks) 1. Explain with the block diagram the DMA transfer in a computer System. (16) 2. (a) Describe in detail about IOP organization. (8) (b) Describe the data transfer method using DMA. (8)

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 8 3. Write short notes on the following (a) Magnetic disk drive (8) (b) Optical drives (8) 4. Discuss the design of a typical input or output interface. (16) 5. What are interrupts? How are they handled? (16)