Multi Core Real Time Task Allocation Algorithm for the Resource Sharing Gravitation in Peer to Peer Network

Similar documents
Low Overhead Geometric On-demand Routing Protocol for Mobile Ad Hoc Networks

Transaction-Level Modeling Definitions and Approximations. 2. Definitions of Transaction-Level Modeling

Linköping University Post Print. epuma: a novel embedded parallel DSP platform for predictable computing

Basics (cont.) Characteristics of data communication technologies OSI-Model

A Dynamic NOC Arbitration Technique using Combination of VCT and XY Routing

Deadlock-free XY-YX router for on-chip interconnection network

SAMBA-BUS: A HIGH PERFORMANCE BUS ARCHITECTURE FOR SYSTEM-ON-CHIPS Λ. Ruibing Lu and Cheng-Kok Koh

Credit Determination of Fibre Channel in Avionics Environment

Design and Implementation of High-Speed Real-Time Data Acquisition and Processing System based on FPGA

Controller Synthesis for Hardware Accelerator Design

A priority based dynamic bandwidth scheduling in SDN networks 1

Fast FPGA Routing Approach Using Stochestic Architecture

Construction and Application of Cloud Data Center in University

Research on Heterogeneous Communication Network for Power Distribution Automation

Performance Evaluation of Bluetooth Low Energy Communication

OVERHEADS ENHANCEMENT IN MUTIPLE PROCESSING SYSTEMS BY ANURAG REDDY GANKAT KARTHIK REDDY AKKATI

Modeling and Simulating Discrete Event Systems in Metropolis

A Multicast Routing Algorithm for 3D Network-on-Chip in Chip Multi-Processors

Exploiting On-Chip Data Transfers for Improving Performance of Chip-Scale Multiprocessors

An Cross Layer Collaborating Cache Scheme to Improve Performance of HTTP Clients in MANETs

Open Access Research on the Prediction Model of Material Cost Based on Data Mining

Abstract A SCALABLE, PARALLEL, AND RECONFIGURABLE DATAPATH ARCHITECTURE

A Low-Overhead Hybrid Routing Algorithm for ZigBee Networks. Zhi Ren, Lihua Tian, Jianling Cao, Jibi Li, Zilong Zhang

Parallel Computing: Parallel Architectures Jin, Hai

Embedded Systems: Hardware Components (part II) Todor Stefanov

An Integration of Imprecise Computation Model and Real-Time Voltage and Frequency Scaling

CAD System Lab Graduate Institute of Electronics Engineering National Taiwan University Taipei, Taiwan, ROC

Design of a System-on-Chip Switched Network and its Design Support Λ

A Kind of Wireless Sensor Network Coverage Optimization Algorithm Based on Genetic PSO

Computer Architecture

CHAPTER 6 FPGA IMPLEMENTATION OF ARBITERS ALGORITHM FOR NETWORK-ON-CHIP

A Dynamic TDMA Protocol Utilizing Channel Sense

Co-synthesis and Accelerator based Embedded System Design

Reduction of Periodic Broadcast Resource Requirements with Proxy Caching

ECE 551 System on Chip Design

Lecture 14: Cache Innovations and DRAM. Today: cache access basics and innovations, DRAM (Sections )

Assertion-Based Design Exploration of DVS in Network Processor Architectures

Adaptive replica consistency policy for Kafka

A Hybrid Genetic Algorithm for the Distributed Permutation Flowshop Scheduling Problem Yan Li 1, a*, Zhigang Chen 2, b

DESIGN OF EFFICIENT ROUTING ALGORITHM FOR CONGESTION CONTROL IN NOC

A Simple Placement and Routing Algorithm for a Two-Dimensional Computational Origami Architecture

EE382V: System-on-a-Chip (SoC) Design

Improvement of the Communication Protocol Conversion Equipment Based on Embedded Multi-MCU and μc/os-ii

Hardware/Software Co-design

Intelligent management of on-line video learning resources supported by Web-mining technology based on the practical application of VOD

The Application of ATMEL SAM3 MCU in State Grid electric power collector

Efficient Power Estimation Techniques for HW/SW Systems

A Real-Time Directed Routing Protocol Based on Projection of Convex Holes on Underwater Acoustic Networks

Excavation Balance Routing Algorithm Simulation Based on Fuzzy Ant Colony

A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup

CAD Technology of the SX-9

A SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN

Design and Implementation of Low Complexity Router for 2D Mesh Topology using FPGA

Research on Two - Way Interactive Communication and Information System Design Analysis Dong Xu1, a

Design of student information system based on association algorithm and data mining technology. CaiYan, ChenHua

A Design of Remote Monitoring System based on 3G and Internet Technology

MULTIPLEXER / DEMULTIPLEXER IMPLEMENTATION USING A CCSDS FORMAT

High Performance VLSI Architecture of Fractional Motion Estimation for H.264/AVC

From Temporal Partitioning and Temporal Placement to Algorithmic Skeletons

Prioritization scheme for QoS in IEEE e WLAN

ET-based Test Data Generation for Multiple-path Testing

ANALYSIS OF A DYNAMIC LOAD BALANCING IN MULTIPROCESSOR SYSTEM

CIM/E Oriented Graph Database Model Architecture and Parallel Network Topology Processing

A hardware operating system kernel for multi-processor systems

6T- SRAM for Low Power Consumption. Professor, Dept. of ExTC, PRMIT &R, Badnera, Amravati, Maharashtra, India 1

Optimization of Task Scheduling and Memory Partitioning for Multiprocessor System on Chip

Research and Design of Education and Teaching Resource Management System based on ASP.NET Technology

Design and Implementation of 3-D DWT for Video Processing Applications

SoC Design. Prof. Dr. Christophe Bobda Institut für Informatik Lehrstuhl für Technische Informatik

4. Hardware Platform: Real-Time Requirements

Forward-backward Improvement for Genetic Algorithm Based Optimization of Resource Constrained Scheduling Problem

Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks

A LOW-COMPLEXITY AND LOSSLESS REFERENCE FRAME ENCODER ALGORITHM FOR VIDEO CODING

A Data Centered Approach for Cache Partitioning in Embedded Real- Time Database System

ISSN: [Vani* et al., 5(11): November, 2016] Impact Factor: 4.116

Datapath Allocation. Zoltan Baruch. Computer Science Department, Technical University of Cluj-Napoca

Model the P2P Attack in Computer Networks

The Load Balancing Research of SDN based on Ant Colony Algorithm with Job Classification Wucai Lin1,a, Lichen Zhang2,b

A Dynamic Adaptive Algorithm Based on HTTP Streaming Media Technology

Packet Switching - Asynchronous Transfer Mode. Introduction. Areas for Discussion. 3.3 Cell Switching (ATM) ATM - Introduction

Parallel graph traversal for FPGA

EC EMBEDDED AND REAL TIME SYSTEMS

Quantitative Analysis of Transaction Level Models for the AMBA Bus

Performance Analysis and Optimization of Gyrokinetic Torodial Code on TH-1A Supercomputer

A Data Centered Approach for Cache Partitioning in Embedded Real- Time Database System

A Study of Cloud Computing Scheduling Algorithm Based on Task Decomposition

15-740/ Computer Architecture Lecture 20: Main Memory II. Prof. Onur Mutlu Carnegie Mellon University

Profiling-Based L1 Data Cache Bypassing to Improve GPU Performance and Energy Efficiency

Designing Heterogeneous FPGAs with Multiple SBs *

Chapter 1. Introduction

An Application of Genetic Algorithm for Auto-body Panel Die-design Case Library Based on Grid

A Cache Utility Monitor for Multi-core Processor

SDR Forum Technical Conference 2007

Power Efficient Arithmetic Operand Encoding

Design and Realization of WCDMA Project Simulation System

A Lost Cycles Analysis for Performance Prediction using High-Level Synthesis

Improving Energy Efficiency of Block-Matching Motion Estimation Using Dynamic Partial Reconfiguration

VIII. DSP Processors. Digital Signal Processing 8 December 24, 2009

Effective Memory Access Optimization by Memory Delay Modeling, Memory Allocation, and Slack Time Management

STLAC: A Spatial and Temporal Locality-Aware Cache and Networkon-Chip

Transcription:

Multi Core Real Time Task Allocation Algorithm for the Resource Sharing Gravitation in Peer to Peer Network Hua Huang Modern Education Technology Center, Information Teaching Applied Technology Extension Center, Chongqing Vocational Institute of Engineering, Chongqing, 402260, China Qing Wan Information Teaching Applied Technology Extension Center, Chongqing Vocational Institute of Engineering, Chongqing, 402260, China Lin Liu Information Teaching Applied Technology Extension Center, Chongqing Vocational Institute of Engineering, Chongqing, 402260, China Abstract Due to the increasingly large size and function of the multi core real time task allocation, the limitations of the traditional design methods become more and more obvious. To solve this problem, a kind of multi core real time task allocation algorithm based on the resource sharing gravitation in the peer to peer network is put forward in this paper. The peer to peer network is composed of 4 parts, that is, a cell library, the probe points, the optimization convergence algorithm and the kernel unit. Among them, the cell library is designed to help the designers easily build the multi core real time task allocations for various kinds of topological structures and map the complex algorithms to the multi core system. The probe points are embedded in the established multi core, which can perform evaluation on the time delay, consumption throughput and other system performance when the multi core system executes the algorithm. The optimization convergence algorithm relies on the information obtained by the probe points to identify the topological structure and the algorithm mapping that optimizes the system performance. And the task of the kernel unit is to carry out simulation for the configured multi core system and obtain the corresponding data resources and optimization results. The method proposed in the paper can be used to analyze and optimize the complex real time task distribution in the early stage of the design, which can shorten the development cycle and improve the design performance. Keywords: Peer to Peer Network, Real Time Task Allocation, Multi Core, Resource Sharing. 1. INTRODUCTION With the increasingly wide application of the multi core real time task allocation (Wang, Bian, Wu, and Xiong, 2006), how to map a complex application to a multi core real time task distribution of a certain topological structure and meet the corresponding requirements for performance and overhead has become one of the important topics in the studies of the real time task allocation (Keutzer, Newton, Rabaey, and Sangiovanni- Vincentelli, 2000; Grötker and Martin, 2002; Balarin, Watanabe, Hsieh, Lavagno, Passerone, and Sangiovanni- Vincentelli, 2003). As the size and complexity of the multi core system is becoming greater and greater (Chakraborty, 2005), the problems such as the hardware and software partitioning, the task allocation, and establishment of the on-chip internet and so on, need to be evaluation properly in the early stage of the design (Posadas, Herrera, Sanchez, Villar, and Blasco, 2004; Bergamas, Nair, and Dittmann, 2007; Kempf, Doerper, and Leupers, 2005), so as to realize the optimization of the overall performance. The multi core system design method can only describe and analyze these problems in the early stage of the design, make performance evaluation and then put forward the performance optimization strategy on this basis (Kienhuis, 1999; Bolic, Duric'P, and Hong, 2005). An excellent multi core system design method should be able to meet the requirements of the space exploration for a specific application, so as to identify a relatively superior task allocation method to improve the performance of the multi core systems. Therefore, a kind of multi core real time task allocation algorithm with the resource sharing gravitation in the peer to peer network is put forward in this paper. This method makes use of the multi core system modeling language to carry out modeling flexibly to various types of multi core systems. By introducing the concept of the probing points, evaluation can be conducted for the performance parameters of the multi core system such as the consumption, the time delay, the throughput and so on. The most important is that, the method put forward in this paper has improved the algorithm using the resource sharing gravitation to obtain the extreme with a constraint, and applied it to the method proposed in this paper, which can conduct optimization convergence for the consumption, time delay, throughput and other 822

performance index of the multi core system, so as to implement the multi core real time task allocation. Compared with the traditional optimization convergence algorithms that are based on the exhaustivity, the method put forward in this paper has greatly reduced the complexity of the algorithm. 2. DESIGN METHOD FOR THE MULTI CORE REAL TIME TASK ALLOCATION 2.1. Prediction Accuracy of the Multi Core System For the real time task allocation design, the traditional Y-diagram design method divides the design of the multi core system into two independent aspects: the system architecture and the application function. On the basis of the mapping method, the computing and the communication, the behavior and the structure are combined organically, to obtain the multi core system performance description that can be executed. On the basis of the Y diagram design method, a kind of multi core real time task allocation design method based on the peer to peer network is put forward in this paper. By integrating the cell library, the probe point and the optimization convergence algorithm into the design, to meet the requirements for the common ability, the evaluation ability and the optimization ability in the design of the three multi core systems. 1) Cell library. The cell library is composed of the processor cell library, the internet cell library, the time sequence cell library and the task partition library, in which, the processor cell library keeps the high level behavior model of different processors. The internet cell library keeps the high level behavior model that connections each of the processors and the bus of the peripheral equipment or the on-chip internet. The time sequence unit library keeps the processing time delay of all the tasks that are contained in the applications as well as the dependency relation between the tasks. The task partition unit library keeps the specific information on how the various tasks are allocated to the multi core system. The processor unit library and the internet unit library are subordinate to the architecture modules, through which the high level modeling of the multi core system architecture can be realized. The sequential cell library and the task partitioning unit library are subordinate to the application function modules, through which the description of the time sequence relation with the tasks and the distribution mode can be realized. As the cell libraries have covered the various components of the real time task allocation, they can carry out modeling for a wide range of different applications and topologies very well to meet the requirements for the common ability. 2) Probe point: The probe point is embedded in the multi core architecture module and the application function module at the same time, through which the consumption, time delay, throughput and other information of the multi core system is collected. In addition, calculation and evaluation is carried out on the corresponding multi core system performance, which has met the requirements for the evaluation ability. 3) Optimization convergence algorithm: The optimization convergence algorithm provides the design space exploration for the multi core system. In this paper, the idea of the resource sharing gravitation for the solving of the extremum with a constraint is introduced into the design space exploration. And the iteration configuration of the unit library is used to make the multi core system performance index provided by the probe points reach the extreme point, so as to meet the requirements for the optimization ability. 2.2. Multi Core Real Time Task Allocation Shared Resources One of the keys to the design of the multi core system is how to describe the distribution, execution and transmission of the application in the multi core system in a high level language. In the method put forward in this paper, this part of work is managed, scheduled and executed by the kernel of the peer to peer network. The kernel of the peer to peer network includes three kinds of main data structures, that is, the request queue, the transmission queue and the bus traffic. And the specific working principle is shown in Figure 1. Request queue full Waiting Request queue update Request queue Initiate a request PE 1 Bus is busy Waiting Initiate transmission Bus traffic update New transmission Bus information Transmission queue Bus traffic Transmission queue update Initiate bus communication PE 2 PE N Figure 1. Kernel bus information of the peer to peer network 823

First of all, the request queue accepts the data loading and storage requests from each processor. If the request queue of the processor is not full, the request will be added to the corresponding request queue; otherwise, the processor will enter into a waiting state until the request queue can accept a new data transfer request. Then, the transmission queues store the transfer requests that are issued by each request queue and determine whether the transfer request is allowed to access the bus resources through an arbitration strategy that is embedded in the transmit queue. When the bus is busy, the transmission queue is waiting there and no longer accepts the transmission request issued by the request queue. Finally, the bus traffic determines whether the transmission queue requests are allowed to access the corresponding bus resources in accordance with the occupancy of the bus resources. 3. DESIGN OF THE MULTI CORE REAL TIME TASK ALLOCATION SPACE RETRIEVAL The design space exploration is a very important part in the multi core real time task allocation design. The design space exploration can be divided into the exploration of topological structure and the exploration of task partition. In the exploration of the topological structure, different situations of the specific application under different bus architectures, arbitration methods, internet and other hardware configuration conditions are taken into consideration, so as to identify the relatively good architecture for the implementation of this application. On the other hand, the exploration of the task partitioning focuses on the division of the specific application to the existing hardware architecture. And different methods of partitioning will indicate different multi core system performance such as consumption, time latency, throughput and so on; hence the method of task partitioning that can exert the advantages of the hardware architecture to the maximum will be identified. 3.1. Overall Architecture The overall architecture of the method put forward in this paper to design the space exploration is shown in Figure 2. After the exploration of the design space begins, the various cell libraries are first configured, and the application is executed. Then through the probe point, the consumption, time delay, throughput and other performance overhead incurred from the execution is obtained from the architecture module. Finally, it is udged whether the optimization is completed. If optimization is not completed, the cell library is reconfigured by the optimization convergence algorithm. The process is running in cycles until the optimization is completed. Start Architecture model Processor unit library Internet cell library Application function module Process( ){ task 1; task 2; task n; } Time sequence cell library Task partition cell library Probe point Power consumption Time delay Throughput Optimization completed? N Optimization convergence algorithm Y End Figure 2. Overall architecture of the design space exploration 824

3.2. Topological Structure and Exploration of the Task Partitioning By changing the depth of the request queue of each processing unit in the kernel of the peer to peer network, the arbitration mode of the bus, as well as the internet cell library, it is possible to realize the design space exploration of the topological structure. Table 1 shows the settings of the modeling parameters for the simple bus that is based on the bus arbiter, the resource sharing of the peer to peer network of the IBMCELL processor, as well as the on-chip network based on the two-dimensional grid structure. Table 1. Parameters setting of different internets Simple bus Peer to peer network resource sharing On-chip network Depth of the request queue Non-blocking: XPE:64 Switch cache: 2 Blocking: 1 MIC:16 I/O cache: 4 Bus arbitration mode Fixed priority Double wheel dispatching islip/rrm Internet cell library 64bit data bus 64bit address bus 4 units 128B peer to peer network resource sharing Two-dimensional grid structure By configuring the task partitioning unit library, it is possible to achieve the design space exploration of the task partitioning. And the different configuration of the cell libraries corresponds to the different mapping modes of different tasks to the multi core system. 3.3. Shared Resource Optimization Algorithm In this paper, the fixed topological structure is adopted to carry out optimization convergence to the f X is taken partition of the shared resources in the peer to peer network. The performance evaluation function into consideration, in which X x 1 2 3, N, where N different sub tasks are assigned to N different processing units for operation, and the sub task i is running on the x i -th processing unit, then there is the constraint condition as the following 1 C : x,n & x x i i i. (1) Therefore, the design space exploration problem of the partition of the tasks has become the problem of f X, X x 1 2 3, N under the condition of solving the extremum of the performance evaluation function the constraint C : x 1,N & x x i. i i Due to the presence of the full permutation mode of the P N N N! in the X x 1 2 3, N. When the number of the processing units in the multi core system is relatively large, it may be excessively huge in the f X through the exhaustive traversal. computational complexity to obtain the performance evaluation function Therefore, on the basis of the method for the solution of the extremum with a constraint using the resource sharing gravitation, the optimization convergence algorithm with low algorithm complexity is put forward in f X can be quickly converged to the local extremum this paper, so that the performance evaluation function point. The specific algorithm is as the following: When the partition of the sub task to the processing unit is changed, the variation quantity of the performance evaluation function is as the following The variation distance is as the following f X f X X f X, (2) x x x x 2 2 2 2 1 2 3 N (3) Therefore, the resource sharing gravitation of the performance evaluation function f X is as the following 825

of f gradf X max l (4) f f X In which, the directional derivative is as the following: lim. l 0 C : x 1,N & x x. When and only when the values Considering the constraint condition i i xi and x are exchanged, there is the minimum variation distance 2 2 min xi x x xi 2 xi x ; then the extremum of gradf X t min. t 0 f X is f X When gradf X 0, the function is converged to the extreme point. t However, compared with the traditional methods of the design space exploration based on exhaustivity, the algorithm based on the resource sharing gravitation can only achieve the convergence of the shared resources to the local extremum rather than the extreme point of the shared resources. As shown in Figure 3, Point1 is the starting point of the convergence algorithm. By adopting the algorithm to solve the extremum with a constraint based on the resource sharing gravitation, the shared resources will be gradually converged to Point2, that is, the local extreme point. However, the method that is based on exhaustivity can perform search in all the possible ranges, which makes it possible to eventually converge in Point3, that is, the extreme point of the shared resources. extreme Performance function Point1 Point2 Point3 Figure 3. Schematic diagram of the convergence situation of the shared resources 4. EXPERIMENT AND SIMULATION 4.1. Architecture and Algorithm According to the design flow as shown in Figure 2, the 32-bit RISC processing unit is selected from the topological structure module in this paper as the processing element (PE) and the central unit (CU), and the peer network resource sharing is adopted as the PE connection method to construct the multi core system topological structure as shown in Figure 4. In the task module, the improved distributed particle filter algorithm is selected in this paper to be applied in the image target tracking to carry out the algorithm mapping and the design space exploration and analysis. Through the setting of the probe points, the multi core system consumption and the time delay information is collected. In Figure 4, the multi core system is composed of 1 CU and 12 PEs. The internet is 4 buses with the width of 128B, in which, there are 2 clockwise and 2 counterclockwise ones each. Each bus can support 3 transmission requests at the same time. 826

Figure 4. Multi core system topological structure based on the peer to peer network resource sharing 4.2. Design Space Exploration and Optimization Convergence The design space exploration and the improved distributed particle filter algorithm can be processed in parallel, that is to say, when 12 PEs are performing the particle filter algorithm for the current frame, the CU can compute how to partition the particle filter task in the next frame, so that the consumption, time delay or throughput of the multi core system can achieve the minimum. In order to ensure that the computational overhead of the design space exploration does not affect the multi core system, the time for the CU to complete the design space exploration time must be less than the time for the PE to execute the improved distributed particle filter algorithm, that is, to meet the time constraint condition as the following T T ; (5) In which, TCU stands for the time of the space exploration for the CU operation, andt PE stands for the time of the improved distributed particle filter for the operation of the PE. In fact, due to the very large computational complexity of the particle filter algorithm, the time it takes for the PE to run the improved distributed particle filter is much higher than the time it takes for the CU to explore the design space. And the time constraint is met. Therefore, the dynamic design space exploration can be realized. When the PE1~PE12 are implementing the image target tracking, the CU is calculating the next design space exploration in the next frame at the same time, as shown in Figure 5. PE 1 ~PE 12 calculate the image target tracking CUcalculates the next frame in the design space exploration CU PE PE 1 PE 1 PE 1 PE 1 PE 12 PE 12 PE 12 PE 12 CU CU CU CU Frame F-1 Frame F Frame F+1 T Figure 5. Dynamic design space exploration of the image target tracking In the design space exploration, it is necessary to conduct optimization for certain performance. And in this paper, the consumption is selected as the goal of the performance optimization. 827

1) Establish the performance evaluation function F X. Since the different task allocation modes only affect the consumption when the PEs are communicating with each other, there is no need to consider the consumption calculated within each PE. The specific process for the establishment of the performance evaluation function F X is as the following: The probe points of the monitoring bus traffic in the peer to peer network are used, with four peer to peer network resource sharing. There are a total of 12 PEs on each bus, and 48 probe points are set accordingly. When there is transmission request on the bus, the corresponding probe point records that the bus is busy, and that there is the consumption overhead; while when there is no transmission request on the corresponding bus, the probe point records that the bus is idle, and that there is no consumption overhead. The performance evaluation function F X monitors these 48 probe points at each clock cycle, accumulate the total number of the probe points where the bus is recorded as busy, and finally obtain the consumption that is required for processing one frame of image. 2) Optimization convergence put forward in Section 3 is carried out for different particle distribution modes, and the extreme value of the performance evaluation function is obtained through the iteration. The specific process of the iteration is as the following: In the target algorithm, a total of 480 particles are used. First of all, the computing tasks of 480 particles are randomly allocated to 12 Pes, so that each PE has the computing task of 40 particles, which is taken as a sub task. In the process of each iteration, 2 out of the 12 PEs are selected for the sub task exchange (a total of is calculated. The corresponding exchange S i, ( C exchange modes), and the corresponding 2 12 PEi and F X function PE exchange the sub tasks) is recorded. From these F X functions, the one with the minimum function value is identified to carry out the exchange, and then enter into next iteration, which is conducted in cycles, until the performance evaluation F X reaches the extreme value. function 4.3. Experimental Data and Analysis Table 2 shows the optimization convergence process of three consecutive frames, in which, T stands for the number of convergence cycles of the design space exploration algorithm, Si stands for the sub task exchange process of the i-th frame image, Fi(X) stands for the function value of the performance evaluation function of the i-th frame image, which corresponds to the consumption information herein. Table 2. Task allocation optimization convergence for the consumption T S1 F1(X) S2 F2(X) S3 F3(X) 0 3328 2848 3360 1 [3,11] 2752 [4,7] 2432 [8,10] 2496 2 [3,5] 2304 [6,7] 2272 [0,6] 2144 3 [2,4] 2112 [0,1] 2128 [5,6] 2064 4 [7,8] 2000 [3,5] 2032 [4,5] 2000 5 [9,10] 1984 [1,2] 1984 [3,4] 1984 What is shown in Figure 6 can indicate more intuitively the convergence trend shown in Table 2. In Figure 6, the optimization convergence of each frame of image is completed within 5 convergence cycles, and in each cycle, the sub task of 2 PEs is exchanged, so that the reduction in the performance evaluation function F X in the cycle is the maximum. After 5 cycles, it is eventually converged to the minimum value of the performance evaluation function F X. 4000 F(X) 3000 2000 1000 Frame 1 Frame 2 Frame 3 0 0 1 2 3 4 5 Number of convergence times Figure 6. Design space exploration for 3 consecutive frames of image 828

Figure 7 shows the proportion of the degree of optimization of the performance evaluation function to the overall degree of optimization in each convergence. And the mean value of the degree of optimization for the 3 frames in each convergence is 51%, 26%, 12%, 8% and 3%, respectively. In Figure 7, frame 1, frame 2 and frame 3 are the optimization cases of the 3 frames, respectively. The mean is the mean value of these 3 frames. Therefore, it can be seen that the optimization degree of the first convergence is the largest, which has reached 51%; while the cumulative degree of optimization in the first 3 frames is up to 89%. Therefore, in the environment that has strict time requirements for the time on the design space exploration, it is acceptable to take only the first few times of convergence into consideration. And the specific number of convergence shall be determined in accordance with the demand. Ratio of the degree of optimization % 70 60 50 40 30 20 10 0 1 2 3 4 5 Frame 1 Frame 2 Frame 3 mean Number of convergence times Figure 7. Ratio of the degree of optimization for the convergence performance evaluation function each time The possible differences between the optimization convergence algorithm based on the resource sharing gravitation and the traditional optimization convergence algorithm based on the exhaustivity are discussed above, that is, the former can only converge on the local extreme, while the latter can converge at the extreme point. From the experimental results, it can be seen that the optimization convergence algorithm that solves the extremum with a constraint through the resource sharing gravitation can converge the performance evaluation function to the extreme point, while the complexity of the algorithm is much lower than that of the traditional optimization convergence algorithm based on exhaustivity. In this paper, the is selected in the experiment as the obective function of the design space exploration, and the throughput or time delay can also be taken as the performance evaluation function to conduct the design space exploration through the method put forward in this paper. 5. CONCLUSIONS In this paper, a kind of multi core real time task allocation algorithm for the resource sharing gravitation in the peer to peer network is put forward. Through the cell library, the probe point and the optimization convergence algorithm, the requirements for the common ability, assessment ability and optimization ability that are faced by the multi core system design can be solved. The method put forward in this paper can design the space search under the multi core real time task allocation in the two dimensions of the topological structure and the task division simultaneously, which can perform the optimization and convergence for the consumption, time delay or throughput and other multi core system performance while implementing the design space exploration at the same time. This kind of optimization convergence algorithm that is on the basis of the resource sharing gravitation to solve the extremum with a constraint can significantly reduce the complexity of the algorithm compared with the traditional optimization convergence algorithm that is on the basis of exhaustivity. The experimental results show that the algorithm put forward in the paper can allow the multi core system to perform dynamic space exploration while allocating a large number of real time tasks in the shared gravitation of the shared resources in the peer to peer network. Acknowledgements This work was supported by New Technology Promotion Proect of Higher Vocational and Technical Colleges in Chongqing "Development and Application of Smart Campus New Technology Based on the Mobile Internet and Big Data Support" (No.: GZTG201609); Science and Technology Research Proect of Chongqing Municipal Education Commission "University Information Innovation Teaching Integrated Platform Research and Practice Based on Cloud Technology" (No.: KJ1732434); and Higher Education Teaching Reform 829

Research Proect in Chongqing "Teaching Resource Library Platform Construction Research and Practice Based on Cloud Technology" (No. 151026). REFERENCES Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A. (2003) Metropolis: an integrated electronic system design environment, Computer, 36(4), pp.45-52. Bergamas, C. R., Nair, I., Dittmann, G., (2007) Perform an cemodeling for early analysis of multi core systems, Proceedings of the 5th International Conference on H rdware Sof tware Co-design and System Synthesis, pp.209-214. Bolic, M., Duric'P, M., Hong, S. (2005) Resam pling algorithms and architectures for distributed particle filters, IEEE Transactions on Signal Processing, 53(7), pp.2442-2450. Chakraborty, S. (2005) Towards a Framework for System-Level Design of Multiprocessor SoC Platforms for Media Processing, IEEE International Conference on Application-Specific Systems, Architecture Processors, pp.65-72. Coates, M. (2004) Distributed particle filters for sensor networks, Proceedings of the 3rd International Symposium on Information Processing in Sensor Networks, Berkeley, pp.99-107. Grötker, T., Martin, G. (2002) System design with System C, Dordrecht :Kluwer Academic Publi shers. Kempf, T., Doerper, M., Leupers, R. (2005) A modular simulation framework for spatial and temporal task mapping ontomul ti-processor SoC platforms, Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Mǜnich,pp.876-881. Keutzer, K., Newton, A. R., Rabaey, J. M., Sangiovanni-Vincentelli, A. (2000) System-level design: orthogonalization of concerns and platform-based design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12), pp.1523-1543. Kienhuis, A. C. J. (1999) Designs pace exploration of stream-based dataflow architectures methods and tools,.delf t:delft University of Technology. Posadas, H., Herrera, F., Sanchez, P., Villar, E., Blasco, F. (2004) System-level performance analysis in SystemC, Design, Automation and Test in Europe Conference and Exhibition, 1, pp.10378. Wang, H., Bian, J., Wu, Q., Xiong, Z. (2006) SoC syst em-level design methods and techniques, Journal of Computer- Aided Design & Computer Graphics, 18 (11), pp.1637-1644. 830