Previous versions supported SIMPLIS only. Now DVM has been enhanced to allow design verification using the SIMetrix simulator.

Similar documents
Tutorial 3: Using the Waveform Viewer Introduces the basics of using the waveform viewer. Read Tutorial SIMPLIS Tutorials SIMPLIS provide a range of t

Some of the above changes have been made to accommodate Windows Vista User Access Control which write protects the Program Files tree.

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

Setting up an initial ".tcshrc" file

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

1. Working with PSpice:

SIMetrix/SIMPLIS Library

EECS 211 CAD Tutorial. 1. Introduction

PSpice Tutorial. Physics 160 Spring 2006

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC

Actel Libero TM Integrated Design Environment v2.3 Structural Schematic Flow Design Tutorial

ECE 546 HOMEWORK No 10 Due Thursday, April 19, yes last

Analog IC Simulation. Mentor Graphics 2006

Virtual Prototyping of Power Supply Designs

Simulation examples Chapter overview

LTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016

Figure 1: ADE Test Editor

TINA-TI Simulation Software. Application Note

PSpice with Orcad 10

EEC 118 Spring 2011 Lab #5 Manchester Carry-Chain Adder

JitKit. Operator's Manual

How To Plot Transconductance and Even More. By Ruida Yun

Click on the SwCAD III shortcut created by the software installation.

S Pspice Hints 2014 Switch mode power supplies Page 1/11

Chapter 4 Determining Cell Size

Copyright 2008 Linear Technology. All rights reserved. Getting Started

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

MENTOR GRAPHICS IC DESIGN MANUAL. Schematic & Simulation. Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

Contents. Appendix B HDL Entry Tutorial 2 Page 1 of 14

Smart Tool Suite. Documentation. Users Manual. Version 1.0

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2015

Using SIMetrix/SIMPLIS in Altium Designer

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

One possible window configuration preferences for debug cycles

The original document link is

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

Published on Online Documentation for Altium Products (

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

Lesson 19: Processing a Hierarchical Design

2 nd Year Laboratory. Experiment: FPGA Design with Verilog. Department of Electrical & Electronic Engineering. Imperial College London.

Lesson 17: Building a Hierarchical Design

LTspice Getting Started Guide. Copyright 2007 Linear Technology. All rights reserved.

SmartSpice Verilog-A Interface. Behavioral and Structural Modeling Tool - Device Model Development

INTRODUCTION TO MENTOR GRAPHICS DESIGN TOOLS

Introduction to Computer Engineering (E114)

USB Instruments EasyScope II for PS40M10 "Swordfish" Help

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

What s New in PADS

SPISim StatEye/AMI User s Guide

CMOS Design Lab Manual

ISE Simulator (ISim) In-Depth Tutorial. UG682 (v 13.1) March 1, 2011

ECE 331: Electronics Principles I Fall 2014

Mentor Graphics VLSI CAD Tutorials

INTRODUCTION TO MATLAB, SIMULINK, AND THE COMMUNICATION TOOLBOX

EE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

Guardian NET Layout Netlist Extractor

Lesson 18: Creating a Hierarchical Block

EE 471: Transport Phenomena in Solid State Devices

Simulate the Design using the XSim Simulator

User s Manual Version 8

Introduction to STA using PT

PlanAhead Release Notes

Using PSpice to Simulate Transmission Lines K. A. Connor Summer 2000 Fields and Waves I

EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation

EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation

16. Design Debugging Using In-System Sources and Probes

Lesson 2: DC Bias Point Analysis

Use xtimecomposer to simulate a program

15. Check this point when you can t communicate

Analog Custom Design and Testing Using OCEAN Scripting in Cadence

Multi VirAnalyzer MDSO-LA

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

EE 105 Microelectronic Devices & Circuits FALL 2018 C. Nguyen

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000

ME 365 EXPERIMENT 3 INTRODUCTION TO LABVIEW

PlanAhead Software Tutorial

Direct Image Viewer User Tutorial

Engineering 1630 Fall Simulating XC9572XL s on the ENGN1630 CPLD-II Board

How to Get Started. Figure 3

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.

SILVACO. An Intuitive Front-End to Effective and Efficient Schematic Capture Design INSIDE. Introduction. Concepts of Scholar Schematic Capture

Simulating a Design Circuit Using Qsim

Thermo Scientific. GRAMS Envision. Version 2.0. User Guide. Revision A

Harmony-AMS Analog/Mixed-Signal Simulator

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

Experiment 0: Introduction to Cadence

TBS2000 Oscilloscope Demo Guide 28 JULY 2016

Using Synplify Pro, ISE and ModelSim

ENGN 1630: CPLD Simulation Fall ENGN 1630 Fall Simulating XC9572XLs on the ENGN1630 CPLD-II Board Using Xilinx ISim

3D Surface Plots with Groups

A variety of ECONseries modules provide economical yet flexible solutions. Waveform Generation

Tutorial for Encounter

Thermal Transient Test Installation and Operating Manual

Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)

Guide to Using TCAD with Examples

RELEASE NOTES FOR NUKE 6.0V6

Transcription:

RELEASE NOTES VERSION 6.1 O VERVIEW This document describes SIMetrix and SIMetrix/SIMPLIS version 6.1 DESIGN VERIFICATION MODULE SUPPORT FOR SIMETRIX Previous versions supported SIMPLIS only. Now DVM has been enhanced to allow design verification using the SIMetrix simulator. NEW ADVANCED FEATURES 1. Test selection GUI 2. Support for multiple sources and loads 3. Support for user testplans DVM TEST DEFINITION SYNTAX SUPPORTS 1. Simulation engine selection (SIMPLIS/SIMetrix) 2. Dynamic source/load configuration 3. Analysis selection/configuration 4..INCLUDE directives 5..VAR/.PARAM/.GLOBALVAR definitions 6. On-the-fly setting of property values 7..TEMP directives (if supported by the simulator) 8. Hierarchical test naming (for output report generation) S CHEMATIC ENHANCEMENTS COPY HIERARCHY A new menu is provided which will copy all the files making up a schematic hierarchy to a new location. Currently this has some limitations as follows: 1. All child components must be referenced using relative paths 2. All child components must be either in the same directory as the root or in a directory that is a direct descendant of the root. VIEW/EDIT MODELS It is now possible using a right click context menu to view or edit the model used for a schematic instance. This currently only works for models obtained from the global library, The feature shows the text of the model and allows per-instance local modifications to be made Page 1 of 6

ZOOM USING SCROLL WHEEL The schematic can now be zoomed in and out using the scroll wheel with the control key held down IMPROVEMENTS TO ARBITRARY SOURCE Enhancements to schematic support for non-linear transfer function device (arbitrary source). Can specify to build using Verilog-A (if license available) for improved performance and wider range of functions. Can also use any pinanme not just pre-defined N1, N2 etc. USER INTERFACE FOR ACTABLE DEVICE See menu Place Passives S-Parameter Table Lookup Device WAVEFORM VIEWER GRAPH ZOOM Previously with a multi-grid graph, the zoomed area was defined by the selected grid axis. Many users found this counter-intuitive. The default behaviour has now changed so that the reference y-axis is defined by the grid that holds the first mouse click. This is the new default behaviour but the old behaviour may be restored using the command line option setting, Set GraphZoomMode=SelectedGrid Further, if you drag a horizontal line in an inactive area, the x-axis alone will be zoomed. FIXED PROBE IMPROVEMENTS Fixed probe changes. Fixed probes in earlier versions tended to plot on same graph but this was not always desired. Now different schematics will use a different graph. Also if an empty graph sheet is selected, any probe using a default graph will be plotted in it. P ER- CYCLE PLOT FUNCTIONS A set of new probe functions for plotting various per-cycle measurements had been added to SIMetrix/ SIMPLIS 6.10. For example, it might be desirable to plot the per-cycle duty cycle of the ON-time of a power MOSFET during a load transient simulation. This set of new probe functions can be accessed by clicking the following sequence in the schematic editor: Probe More Probe Functions and these new probe functions are grouped under two categories: Selected Curves Per Cycle Measurement Single Ended Voltage Per Cycle Measurement SINGLE ENDED VOLTAGE PER CYCLE MEASUREMENT From the category of "Single Ended Voltage Per Cycle Measurement," you can plot Per Cycle Frequency, or Per Cycle Period Page 2 of 6

of the waveform associated with a node voltage in the schematic. Once you have selected "Per Cycle Frequency" or "Per Cycle Period" and click OK, the "probe" symbol will appear in the schematic editor for you to select the node to measure the frequency or the period. Once you have clicked the appropriate node, a curve plotting the per-cycle frequency or per-cycle period of the associated node voltage will be displayed in the graph window. If the associated node voltage is running at a fixed frequency, the plotted per-cycle frequency or per-cycle period should be a flat curve. On the other hand, if the associated node voltage is running at a variable frequency, the plotted per-cycle frequency or per-cycle period should show such a variation in the frequency or period over time. The probe function determines period by attempting to detect rising and falling edges. So the per-cycle measurement will be more accurate if it is working on a node voltage that has very sharp rising and falling edges. If the node voltage is made up of a train of well-defined pulses, the probe function is smart enough to figure out whether the rising edges or the falling edges should be used to define the per-cycle period. Hence, this new probe function can be used to measure the per-cycle frequency or per-cycle period of a periodic but pulse-width modulated waveform as well. SELECTED CURVES PER CYCLE MEASUREMENT From the category of "Selected Curves Per Cycle Measurement," you can plot Per Cycle Duty Cycle of Selected Curves, or Per Cycle Maximum of Selected Curves, or Per Cycle Mean of Selected Curves, or Per Cycle Minimum of Selected Curves, or Per Cycle ON Time of Selected Curves, or Per Cycle RMS of Selected Curves As their names implied, these measurements are applied to curves that have been displayed in the graph window. They require 1) a single-ended node voltage to define the reference frequency or period, and 2) at least one of the curves in the graph window selected. By allowing the user to select a single-ended node voltage to define the reference frequency, it allows for the possibility of using a signal that has shaper rising and falling edges to define the per-cycle frequency or per-cycle period. To perform one of these per-cycle measurements of selected curves, the user should first click and select one or more curves in the graph window. Then the user can go to the schematic editor and click Probe More Probe Functions, select the appropriate per-cycle measurement, and then click OK. The probe "symbol" will appear in the schematic editor for you to select the node voltage to define the reference period. Once you have clicked the appropriate node, appropriate curve(s) plotting the per-cycle measurement of selected curve(s) will be displayed in the graph window. SIMPLIS IMPROVEMENTS DISCRETE IIR FILTERS A set of new discrete filter components is now available for use with the SIMPLIS simulator. These components can be accessed through the drop-down menu sequence of Place Digital Advanced Digital (with ground ref) in the schematic editor when the schematic is set to use SIMPLIS as the simulator. Page 3 of 6

Currently, there are five components available: 1. Sampling Clock Generator for Discrete Filters 2. 1-pole Discrete Filter 3. 2-pole Discrete Filter 4. PID Discrete Filter 5. Track and Hold for Discrete Filter An example directory named "Discrete IIR Filters" containing example schematics for the discrete filters is now placed alongside the "Boost_Converter," "Digital_PWM," and "UC3854" example directories.post_process AND.FILE/.ENDF The SIMPLIS simulator now supports the.post_process statement. This has been available in SIMetrix since version 5.4 The syntax of the.post_process command when used with the SIMPLIS simulator is exactly the same as the syntax of the.post_process command when used with the SIMetrix simulator. If the following is defined in the F11 window,.post_process scriptname [arguments] the SIMetrix script scriptname is invoked at the end of a successful analysis. If present, arguments will be passed to the script as a single string. scriptname may be the name of a SIMetrix command, the name of a script file, or the name of an embedded file defined using.file and.endf..post_process may be used to perform measurements on simulation results for display in the command shell or written to a file. The "Freq_Response.sxsch" schematic in the "Boost Converter" example in SIMPLIS has been updated to show how the.post_process command can be used with the SIMPLIS simulator. Users can open up the F11 text window in that schematic to see how the.post_process command can be used. For information about the SIMetrix script language, please refer to the SIMetrix script reference manual. In SIMetrix/SIMPLIS 6.10, the SIMPLIS simulator will support the.file /.ENDF file construct to define an embedded temporary script file to be used by the.post_process command. As explained in the section on the.post_process command, the scriptname in the.post_process command may be the name of an embedded file defined using the.file and.endf construct. The.FILE /.ENDF construct, when used with the SIMPLIS simulator to define an embedded temporary script file, has the following syntax:.file filename SIMPLIS_PASS_THRU File_contents.endf The SIMPLIS_PASS_THRU in the.file statement is a required keyword. It allows the SIMPLIS simulator to understand that the embedded temporary file is required to be passed back to the SIMetrix/ SIMPLIS environment and it is not to be used by the SIMPLIS simulator. For example, if the following is defined in the F11 window of a schematic supporting the SIMPLIS simulator,.post_process ON_COMPLETE Page 4 of 6

.File ON_COMPLETE SIMPLIS_PASS_THRU if :SIMPLISanalysis='POP' then echo Finished POP Analysis elseif :SIMPLISanalysis='AC' then echo Finished AC Analysis elseif :SIMPLISanalysis='transient' then echo Finished Transient Analysis endif.endf then the appropriate text will be displayed in the command shell window when the corresponding analysis is completed. The :SIMPLISanalysis variable is extracted from the simulation data set of the current data group. As a result, it is only available if there is data generated from the corresponding analysis. For instance, if the user has elected to run in one single simulation run the POP analysis, the AC analysis, and the transient analysis, then the example above will not yield the message of "Finished POP Analysis" at the completion of the POP analysis since data is usually not generated for the POP analysis when it is also followed by a subsequent transient analysis. SIMETRIX SIMULATOR SCRIPT BASED MULTI-STEP RUNS This is currently a netlist based feature and is not supported by the GUI. It allows a multi-step run to be defined whereby a script is called at each step allowing customised multi-step analyses to be defined. The analysis type may be used with.tran,.dc,.ac,.tf and.noise. Refer to the sections in the simulator reference manual for these statements for full details of this feature. PSP VERSION 1.02 Version 1.02 of the PSP MOS model has been added. This is in addition to version 1.01 PSP OPERATING POINT VALUES Operating point values are now output to the list file for PSP devices, both versions 1.01 and 1.02 DCAP ADDED TO DIODE LEVEL 3 O THER FEATURES VERILOG-A LIBRARY 1. Voltage controlled delay 2. Fixed delay 3. Sine wave VCO 4. Pulse width modulator See menu Place Analog Functions Verilog-A Library Page 5 of 6

NETWORK LICENSES SUPPORTED ON LINUX FOR ALL PRODUCTS The Flexnet publisher license manager may now be hosted on Linux systems for both SIMetrix and SIMetrix/SIMPLIS licenses. Any Linux distribution complying with Linux standard base (LSB) version 3.0 or later is supported. For earlier versions only SIMetrix licenses could be hosted on Linux systems. FLEXID-10 DONGLES New dongle type overcomes limitation on 64 bit systems. The older style only support one dongle plugged in at a time on such systems. Currently this is supported by SIMetrix products only, but we expect SIMPLIS to support this type of dongle in the near future. Page 6 of 6