CHAPTER 3 WIRELESS MEASUREMENT INSTRUMENT

Similar documents
CHAPTER 5 DECODER BOARD SOFTWARE

Control Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly.


3. The MC6802 MICROPROCESSOR

Computers Are Your Future

Description of the Simulator

SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET

Week 1. Introduction to Microcomputers and Microprocessors, Computer Codes, Programming, and Operating Systems

Chapter Two. Hardware Basics: Inside the Box

EB-51 Low-Cost Emulator

About the Presentations

BASIC INTERFACING CONCEPTS

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.

_ V Intel 8085 Family In-Circuit Emulation. Contents. Technical Notes

Introduction to the Personal Computer

A+ Guide to Hardware: Managing, Maintaining, and Troubleshooting, 5e. Chapter 1 Introducing Hardware

Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices,

CREATED BY M BILAL & Arslan Ahmad Shaad Visit:

QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS

MICROPROCESSOR MCQs. 1) What does the microprocessor comprise of? a. Register section b. One or more ALU c. Control unit d.

CEIBO FE-51RD2 Development System

Module 1. Introduction. Version 2 EE IIT, Kharagpur 1

Review for Exam III. Analog/Digital Converters. The MC9S12 has two 10-bit successive approximation A/D converters - can be used in 8-bit mode

386EX PC/104 Computer with CompactFlash and PCMCIA SBC1390

Programming in the MAXQ environment

FIGURE Three EPROMs interfaced to the 8088 microprocessor.

PXA270 EPIC Computer with Power Over Ethernet & Six Serial Protocols SBC4670

Chapter 4. Enhancing ARM7 architecture by embedding RTOS

Microcomputer Architecture and Programming

Computers Are Your Future

THE 8051 MICROCONTROLLER

built-in socket located on the bottom of the computer. T1850C uses a Super Twisted Nematic (STN) color display which displays up to 512 colors.

1. Internal Architecture of 8085 Microprocessor

EPC -8 Highly integrated Intel486 -based VMEbus Embedded CPU

Memorial University of Newfoundland

Lecture 1. Course Overview and The 8051 Architecture

TEVATRON TECHNOLOGIES PVT. LTD Embedded! Robotics! IoT! VLSI Design! Projects! Technical Consultancy! Education! STEM! Software!

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

Microprocessors and Microcontrollers Prof. Santanu Chattopadhyay Department of E & EC Engineering Indian Institute of Technology, Kharagpur

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I

Celeron EPIC Computer with GUI and Dual Ethernet SBC4685

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS

Microprocessors and Microcontrollers (EE-231)

DEPARTMENT OF ECE QUESTION BANK SUBJECT: MICROPROCESSOR AND MICROCONTROLLER UNIT-1 PART-A (2 MARKS)

University of Alexandria Faculty of Engineering Division of Communications & Electronics

Intentionally Blank 0

Chapter 3. Software Analysis, Modification and Expansion

Architecture of 8086 Microprocessor

Product type designation. General information. Supply voltage. Input current

Microprocessors/Microcontrollers

StrongARM** SA-110/21285 Evaluation Board

The x86 Microprocessors. Introduction. The 80x86 Microprocessors. 1.1 Assembly Language

CEIBO FE-5111 Development System

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks)

THE 8051 MICROCONTROLLER

MicroProcessor. MicroProcessor. MicroProcessor. MicroProcessor

STATE OF NEW JERSEY DEPARTMENT OF TRANSPORTATION TRENTON, NEW JERSEY 08625

MA Unit 4. Question Option A Option B Option C Option D

Embedded Systems. Read pages

System Unit Components Chapter2

Computer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM

Homeschool Enrichment. The System Unit: Processing & Memory

QUESTION BANK. EE 6502 / Microprocessor and Microcontroller. Unit I Processor. PART-A (2-Marks)

Data sheet VIPA CPU 214PG (214-2BE03)

eip-24/100 Embedded TCP/IP 10/100-BaseT Network Module Features Description Applications

ENE 334 Microprocessors

UNIT-3 PC HARDWARE OVERVIEW PART A

PIN DIAGRAM. Richa Upadhyay Prabhu. NMIMS s MPSTME January 19, 2016

Components of a personal computer

The MPC500 Family of 32-bit Embedded Controllers from Motorola. Rudan Bettelheim MCU Marketing Manager 32-bit Embedded Controller Division, SPS

Technical Specifications: Dell OptiPlex GX150 System

Ali Karimpour Associate Professor Ferdowsi University of Mashhad

Ali Karimpour Associate Professor Ferdowsi University of Mashhad

BLE232: Manual Copyright 2014 taskit GmbH

Experiment #0. PC Hardware and Operating Systems

SANKALCHAND PATEL COLLEGE OF ENGINEERING, VISNAGAR. ELECTRONICS & COMMUNICATION DEPARTMENT Question Bank- 1

Moodle WILLINGDON COLLEGE SANGLI (B. SC.-II) Digital Electronics

Data sheet VIPA CPU 214NET PG (214-2BT13)

Full file at

Microprocessors I MICROCOMPUTERS AND MICROPROCESSORS

Chapter 2 COMPUTER SYSTEM HARDWARE

General information. Supply voltage

Product type designation. General information. Supply voltage

CORRIGENDUM ISSUED FOR NATIONAL COMPETITIVE BIDDING UNDER TEQIP PHASE-II

Introduction to a Typical PC. Freedom High School

1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7.

Data sheet CPU 315SB/DPM (315-2AG12)

Mechatronics and Measurement. Lecturer:Dung-An Wang Lecture 6

OMEN Alpha / issue 4. Technical Documentation

Introduction To Computer Hardware. Hafijur Rahman

An Automatic Temperature Control System Using RZK

Computer Architecture CS 355 Busses & I/O System

Chapter 4. Address. data. Input / Output Programming. Simplified Z80 System Architecture. Memory. program. data. Z80 I/O Programming

Introduction to general architectures of 8 and 16 bit micro-processor and micro-controllers

In 8086 Carry flag, Parity flag, Auxiliary carry flag, Zero flag, Overflow flag, Trace flag, Interrupt flag, Direction flag, and Sign flag.

SECURE DIGITAL ACCESS SYSTEM USING IBUTTON

1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land

ATmega128. Introduction

For the A+ Certification exams, you should be able to identify the names, functions, and characteristics of the major components and ports of a Pc.

MYD-IMX28X Development Board

Transcription:

CHAPTER 3 WIRELESS MEASUREMET ISTRUMET This chapter gives a functional description of the WMI hardware and software for implementation in IVDS. A detailed technical description is not given, but is provided in the WMI hardware and software manuals.[11][12] 3.1 Laboratory Configuration As part of the laboratory configuration shown in Figure 3.1, the WMI receives test messages from the RF test transmitter, and then forwards the messages to the personal computer (PC) so that they can be displayed on the computer monitor. Additionally, the handheld Liquid Crystal Display (LCD) terminal can display test messages if desired. As shown in Figure 3.1, information flow is unidirectional from the transmitter to the WMI. All the hardware connections are straightforward except for the PC serial communication ports. Communication Port 2 (COM 2) interfaces the WMI to the Microtec Monitor Program. This monitor program provides the capability to download programs into the WMI and to control the execution of the WMI application software. COM 1 interfaces the WMI to the Telemate communications program executing on the PC. Telemate was used configure the computer monitor for dumb terminal emulation so that test messages consisting of ASCII characters could be displayed. Receiving Antenna WMI Peripheral Computer Com 2 Com 1 PC Sending Antenna Ant 1 Handheld Video RF Test Transmitter Handheld LCD Terminal Computer Monitor Figure 3.1 Laboratory Configuration for IVDS System 4

3.2 Hardware The WMI hardware has a main interface control board (ICB), a global positioning system (GPS) receiver, and a backplane which interfaces the ICB to a maximum of four receiver/decoder pairs. This hardware is contained in a metal housing with one antenna port for all four receivers, a GPS receiver port, a power port for 12V DC, two DB9 serial peripheral ports for RS-232 communications, an RJ-11 port for a handheld LCD terminal, two miniature DI connector ports, a miniature fit connector port, and a data card slot. The ICB hardware can be divided into five main sections: central processor unit (CPU), memory, ICB backplane, special purpose devices, and an ICB bus. Figure 3.2 shows the ICB hardware block diagram. PC Port Serial Port B #1 Decoder #1 Radio #1 Peripheral Port Serial Port A #2 Decoder #2 Radio #2 R O M 2 5 6 K 68306 #3 #4 Decoder #3 Decoder #4 Radio #3 Radio #4 R A M 1 0 2 4 K PCM-CIA Card ICB Bus Data Bus Address Bus #5 #6 #7 RTC Thermostat GPS Expansion Handheld Figure 3.2 Interface Control Board Block Diagram 5

In the CPU section, the main processor is the Motorola 68306 microprocessor which executes the ICB kernel and application software. The secondary processors are the Motorola s which communicate with the peripheral devices. Memory is divided into three subsections: Read Only Memory (ROM), Random Access Memory (RAM), and Personal Computer Memory - Card Industry Association (PCM- CIA) card slot. ROM has 256 kilobytes (KB) of memory that is contained in two 128 KB electrically programmable read only memory (EPROM) circuit chips. The ROM contains both the kernel and application software. The even addresses of the software instructions are stored in one chip and the odd addresses are stored in the other. RAM has 1 megabyte (MB) of memory that is contained in eight 128 KB RAM chips. RAM stores all data needed by the kernel and the application software, and it may also be used to contain a RAM version of the kernel and application software. The PCM-CIA card slot provides the 68306 with read/write privileges to a RAM card. The battery backup provides power to the ICB RAM and to the real-time clock whenever power is removed from the ICB. The ICB backplane has four decoder connectors, four receiver connectors, a GPS connector, and two 24-pin connectors directly connected to the ICB. Each installed decoder/receiver pair is connected to the backplane using a decoder connector and a receiver connector. Since the ICB was designed to collect and process data from many different devices, various special purpose devices may be connected directly to the ICB via the backplane. The devices currently used are the following: the digital thermostat which turns on/off the WMI internal fans, the real-time clock (RTC) which maintains the current date/time with an accuracy of one second, the reference oscillator which provides a stable 14.4 megahertz (MHz) oscillator to all the receivers, the volume control device which controls the internal speaker volume, and the handheld LCD terminal. As a multiprocessor bi-directional data bus, the ICB bus allows communication between the 68306 and a maximum of seven microcontrollers. The s communicate with the special purpose devices and provide buffering between the 68306 and the decoder boards. The ICB bus is capable of transferring one byte at a time between the 68306 and any one of the s. 3.3 Kernel Software Grayson Electronics wrote the kernel software in the C programming language using the Microtec Research 68K Development System. This development system was used to debug and test the kernel software, and to convert the C code into compatible 68000 assembly language code. This code, once assembled, was burned into EPROM so that the kernel automatically executes upon power-up. 6

Basically, the kernel software is the WMI operating system software and executes in one of two modes. In mode one, the ROM kernel code accepts data packets from a PC and processes or re-routes the data packets as appropriate. In mode two, the kernel gives control of the 68306 to a separate program located in the ICB RAM. The WMI kernel performs the following functions. Upon power-up, it reconfigures the WMI to start in the same kernel mode that was executing before power was removed. It restarts the application program in RAM if there was one executing before power was removed. It sends/receives all pending data to/from the peripherals connected to the ICB. It processes all commands received from the PC, and sends all peripheral data over serial port B if a PC is connected and has control of the WMI. It allows recovery from all 68306 exceptions, and lastly, keeps track of the current date and time. Figure 3.3 shows the WMI kernel program flow chart. 3.3.1 Kernel Memory Map The Motorola 68306 has 4 gigabytes of directly addressable memory space. However, as shown in Figure 3.4, the WMI only uses a fraction of this addressable space. The memory space is divided into three main sections: RAM, ROM, and PCM-CIA card. The RAM section is addressable from 000000 hexadecimal (h) - 0FFFFFh for 1 MB of memory. The ROM section is addressable from 30000-33FFFFh for 256 KB of memory. The PCM- CIA static RAM is addressable from 400000-5FFFFFh for 2 MB of memory. RAM is further divided into eight subsections. The 68306 Vector memory is reserved for the 68306 exception vectors, which are used to set address locations for interrupt handling routines and for error handling routines. The Kernel Variables memory is reserved for the kernel global variables. The Kernel Jump Table memory is reserved for an array of function pointers that an application program can use to call a kernel function. The EPROM Kernel Data Space memory is reserved for the ROM kernel stack, heap, and static variables when the EPROM kernel is active. The RAM Kernel Code Space memory is reserved for the kernel executable code, constants, strings, and initial variable values. The RAM Kernel Data Space memory is reserved for the RAM kernel s stack, heap, and static variables when the RAM kernel is active. The Application Code Space memory is reserved for the application executable code, constants, literals, strings, and initial variable values. The Application Data Space memory is reserved for the application stack, heap, and static variables when the application program is active. 7

initialize low level ICB hardware/software initialize serial port B disable power to all decoder boards initialize kernel global variables RAM kernel last active? RAM checksum = last checksum? jump to RAM kernel entry point and run compute ROM checksum initialize kernel global variables kernel initialize jump table restart due to send exception packet disable application exception? over serial port B (handheld) software application (handheld) program last active? application checksum = last checksum? jump to application entry point and run initialize high level ICB hardware/software process all devices Figure 3.3 WMI Kernel Program Flow Chart 8

$000000 $100000 RAM UUSED $000000 $010000 $060000 $080000 Reserved for Kernel RAM Kernel Code Space RAM Kernel Data Space $000000 $000400 $000800 $000C00 68306 Vectors Kernel Variables Kernel Jump Table $300000 $400000 EPROM (ROM KEREL CODE SPACE) $0E0000 $100000 Application Code Space Application Data Space $010000 EPROM Kernel Data Space PCM-CIA CARD $600000 UUSED Figure 3.4 WMI Kernel Memory Map 9

3.4 Application Software The application software may be viewed as a top layer to the kernel software. The application program, in simple terms, calls the kernel functions to get decoder board messages, processes the messages, and then calls the kernel functions to transmit the messages to the Host subsystem. Figure 3.5 shows a simplified application software flow chart that executes after the kernel code initializes the WMI and the peripherals. The application program continuously polls the decoder boards for messages. If a message is available, the application program then processes the message. This processing includes a Cyclic Redundancy Check (CRC) to validate messages, a duplicate message check for discarding repeated messages, and a message priority check for putting them into appropriate inbound queues. After processing, the messages are put into the outbound queue for transmission to the Host subsystem. The application software routines to forward messages to the Host subsystem had not yet been written at the time the decoder board was being developed. To simulate messages being forwarded to the Host subsystem, the application software sent the messages to the Telemate communications program that was executing in the PC. Telemate configured the computer monitor as a dumb terminal so that the messages consisting of ASCII characters could be displayed on the monitor. Poll decoder boards for messages Process received messages Send messages to Host subsystem Figure 3.5 Simplified Flow Chart for WMI Application Program 10

3.5 Summary In the laboratory configuration, the WMI receives test messages from the RF test transmitter and then sends these messages to a PC. The PC then displays the messages on the computer monitor. The PC simulates the operation of the Host subsystem and provides the means to determine if data from the CR is correct by displaying the data on the computer monitor. The WMI contains the main processor of the CR and allows a maximum of four decoder boards to communicate with it. The kernel software is the WMI operating system software which provides all the necessary utility routines for which the user can use in the application software. The WMI application software performs three basic functions. The application software polls the decoder boards for available test messages, processes the received messages, and then forwards them to the Host subsystem. The processing includes a CRC check to validate messages, a duplicate message check for discarding repeated messages, and a message priority check for putting them into appropriate inbound queues. 11