Architecture: Configurations and use cases

Similar documents
Architecture: Configurations and use cases

Path forward for 100G SMF objectives in 802.3cd

Closing Plenary Report

25 Gb/s Ethernet Study Group CSD: Technical Feasibility. Joel Goergen - Cisco Matt Brown APM Version goergen_25ge_01_0914d

Support for an objective of 25 Gb/s over MMF. September 2014, Kanata, ON, Canada (team of many)

Overview: IEEE Next Generation Enterprise / Campus / Data Center Ethernet Industry Connections Activity

Two Backplane Markets, Two Backplane Channels, Two Signaling Schemes, Two PHYs

Agenda and General Information

Service Interfaces & Physical Instantiations

Proposal for a PMD for 100GBASE-SR10 and 40GBASE-SR4 and Related Specifications

Objectives for Next Generation 100GbE Optical Interfaces

25G Ethernet CFI. Final Draft Brad Booth, Microsoft. Photo courtesy of Hugh Barrass

Decoupling electrical and Optical Modulation Andre Szczepanek. Szczepanek_3bs_01a_0315.pdf Decoupling electrical and Optical Modulation 1

Higher Speed Ethernet Consensus Industry Connections (Individual Process) Activity Initiation Document Version: 1.2, 19 July 2012

Architectural Thoughts 25G Interconnect

100Gb/s Electrical Signaling

New Ethernet Applications Industry Connections Activity Initiation Document (ICAID) Version: 1.0, 07-Sep-2016

Timeline Implications

SMF PMD MPI Penalty Investigation. 400 Gb/s Ethernet Task Force SMF Ad Hoc Conference Call 9 December 2014

IEEE New Ethernet Applications Ad Hoc

Next Generation BASE-T CFI Closing Report

The equivalent of XAUI and other architectural considerations in 40G/100G Ethernet

MMF Objective for 400GbE

Data Center architecture trends and their impact on PMD requirements

ETHERNET ROADMAP UPDATE. Scott Kipp October 2014

IEEE 802.3by 25G Ethernet TF A BASELINE PROPOSAL FOR RS, PCS, AND FEC

XBI - Optional PMA Service Interface for Serial PMD s

Introduction - Ethernet Bandwidth Assessment, Part II

40Gb/s Ethernet Single-mode Fibre PMD Study Group Proposed 5-Criteria Responses

Chip To Module Twin Axial Cable Channels For 400 Gb/s: Re-examining the Insertion Loss Equation

Agenda and General Information

25 Gb/s Ethernet Over Single Mode Fiber Call For Interest Consensus Presentation

802.3bj FEC Overview and Status 400GbE Logic Challenges DRAFT IEEE

Further considerations on objectives for PHYs running over point-to-point DWDM systems

Considerations for 25GbE

IEEE P802.3ba 40Gb/s and 100Gb/s Ethernet

Evolution from 10 G to 40 G & 100 G. Howard Frazier IEEE HSSG Geneva, CH May, 2007

IEEE P802.3ba 40Gb/s and 100Gb/s Ethernet

Closing Report. IEEE Working Group 25GBASE-T Call For Interest David Chalupsky, Intel. San Antonio, Texas November 6, 2014.

EEE Modifications P802.3bj comments 115, 116, 117 P802.3bm describe fast-wake signaling compatible with OTN mapper. Steve Trowbridge Alcatel-Lucent

An Economic Comparison of PSM4, PAM, and LR4

The Ethernet Rate Explosion John D Ambrosia

100GE and 40GE PCS Proposal

400 Gigabit Ethernet Call-For-Interest Consensus. IEEE Ethernet Working Group IEEE 802 March 2013 Plenary, Orlando, FL

Consensus building discussion on next-generation MMF PMDs. Presented by Robert Lingle, Jr. IEEE Interim Huntington Beach, CA January 9 th, 2017

Considerations on objectives for Beyond 10km Ethernet Optical PHYs running over a point-to-point DWDM system

100GE 10km SMF WDM Grid Alternatives

100g Technical Feasibility

Building Tomorrow s Networks Session #1: New High-Speed and Long Reach Optical Interfaces. January 20, 2018

Path forward for 100G SMF objectives in 802.3cd

Five Criteria Responses

OTN Support Update P802.3bs 400 Gb/s Ethernet Task Force. Steve Trowbridge Alcatel-Lucent

400GBase-LR8: A Proposal for 10 km Objective Using 50 Gb/s PAM4 Signaling

100G and Beyond: high-density Ethernet interconnects

Update of Bit multiplexing in 400GbE PMA

Joint ITU-T/IEEE Workshop on Carrier-class Ethernet

New Data Center and Transport Interconnect Technology

Energy-Efficient Ethernet for 100G Backplane and Copper

400GE at the Cost of 4 x 100GE

Ethernet The Next Generation

# 66 Anslow, Peter. SuggestedRemedy. Per comment. Proposed Response. PROPOSED ACCEPT IN PRINCIPLE. See Response to comment #4

100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal

TP1 and TP4 testing with compliance boards Mike Dudek JDSU Piers Dawe Avago Technologies. IEEE 802.3ba interim Seoul, Korea Sept 2008

IEEE Maintenance Task Force 19 th March 2013, Orlando, FL

IEEE P802.3cd 50 Gb/s, 100 Gb/s, 200 Gb/s Ethernet 2nd Task Force review comments

Agenda and General. IEEE P802.3bj 100 Gb/s Backplane and Copper Cable Task Force. John D Ambrosia

50G and 100G Use Cases. Brad Booth Azure Networking, Microsoft

PSM4 Technology & Relative Cost Analysis Update

IEEE P802.3ba 40Gb/s and 100Gb/s Ethernet Task Force

EEE for 40G/100G NGOPTX

Next-gen 400 and 200 Gb/s PHYs over Fewer MMF Pairs Call For Interest Consensus Presentation. IEEE Draft 0.3

Proposal for 5 Criteria Responses

400GBASE-ZR PCS/PMA Baseline Proposal

Next-gen 200 and 400 Gb/s PHYs over Fewer MMF Pairs Call For Interest Consensus Presentation

Optical Trends in the Data Center. Doug Coleman Manager, Technology & Standards Distinguished Associate Corning Optical Communications

Next-gen 200 and 400 Gb/s PHYs over Fewer MMF Pairs Call For Interest Consensus Presentation

Terminology. John D Ambrosia Futurewei, Subsidiary of Huawei Jan 24, 2018

In Support of a 500m objective for 200G Ethernet: Part II

100 GBE - WHAT'S NEW AND WHAT'S NEXT

IEEE P802.3bj D Gb/s Backplane and Copper Cable 3rd Task Force review comments

Pivotal Issues for 400 Gb/s Ethernet

40G Ethernet Market Potential

Energy-Efficient Ethernet for 40G/100G Next Generation Optics

CEI-56G Signal Integrity to the Forefront

Next-gen 200 and 400 Gb/s PHYs over Fewer MMF Fiber Pairs than in Existing Ethernet Projects and Standards CFI Consensus Presentation

Technical Feasibility of 4x10G and 10x10G Electrical Interfaces

Objectives for HSSG. Peter Tomaszewski Scientist, Signal Integrity & Packaging. rev3 IEEE Knoxville Interim Meeting, September 2006

100G / Lane Electrical Interfaces for Datacenter Switching - Desirable Solution Attributes

Ethernet Adoption: SERDES Rates & Form Factors

MMF PMD for Short Distances in Data Center and High Performance Computing Environments

OFC/NFOEC 2011 Interoperability Demonstration

Receiver BER target for 32GFC. Adam Healey February 2013 T11/13-058v0

Blue Book Structure. Brad Booth July IEEE P802.3ae Task Force 1

Disruptive Technologies Shaping Data Center Growth

Reach Objective Considerations

IEEE Working Group March 2018 Plenary Week

25G PHY TYPES. Jeff Slavick, Avago Adee Ran, Intel

P802.3bs Nomenclature

WIS Fault Isolation. IEEE P802.3ae Nov.6-10, 2000 Tampa

IEEE Working Group March 2014 Plenary Week. David Law Chair, IEEE Working Group Web site:

Transcription:

Architecture: Configurations and use cases Configurations and use cases ad-hoc John D Ambrosia & Hugh Barrass with assistance from Pete Anslow, Mark Gustlin, Adam Healey, David Law, Gary Nichol, David Ofelt Page 1

Ad hoc participants Hugh Barrass, Cisco; John D Ambrosia, Dell Pete Anslow, Ciena; Mark Gustlin, Xilinx; Adam Healey, Avago; David Law, HP; Gary Nichol, Cisco; David Ofelt, Juniper Hassan Ali, Texas Instruments Brad Booth, Microsoft Matt Brown, AppliedMicro Sue Bueti, IBM David Chen, NSN Piers Dawe, Mellanox Mike Dudek, QLogic Ali Ghiasi, Ghiasi Quantum Steve Gorshe, PMC-Sierra Adam Healey, Avago Paul Kolesar, Commscope Yonatan Malkiman, Mellanox Tom McDermott, Fujitsu Rich Mellitz, Intel Ray Nering, Cisco Tom Palkert, Luxtera Scott Powell, ClariPhy Rick Rabinovich, Alcatel-Lucent Adee Ran, Intel Salvatore Rotolo, ST Microelectronics Jeff Slavick, Avago Daniel Sparacin, Aurrion Peter Stassar, Huawei Nathan Tracy, TE Steve Trowbridge, Alcatel-Lucent Alexander Umnov, Fujitsu Page 2

General picture Many (most) host systems will include a C2C and a C2M interface MAC ASIC Port ASIC C2C interface C2M interface MAC ASIC includes MAC & a bunch of other stuff often serves multiple ports Port ASIC contains newer technology that could not be accommodated in current generation of MAC ASIC. will be as simple as possible (with thermal/space challenges) also accommodates new PHY components that weren t available when hosts system finalized. Page 3

General architecture Basic components from gustlin_bs_02_0514 MAC RS PCS Extender interface interface and extender interface is used to extend the xmii so that the raw data stream can be presented to the PCS Extender is used in any situation where the coding or requirements are different between the internal interface and the external PHY interface is used when there is no requirement to change the coding or between the internal interface and the external PHY Page 4

Naming the interfaces CDAUI & CDXI MAC RS PCS CDXI-n CDAUI-n AUI Attachment Unit Interface fancy-speak for the way you connect to a pluggy-thing Generally, if a host has both an extender interface AND a interface, then the interface will connect to a module therefore interface is an AUI Unfortunately, there will also be cases where a host has 2 extender interfaces or 2 interfaces we just have to live with that From a practical perspective the electrical specifications for both interfaces should be similar (so that a single chip can serve both functions), this will lead to use of CDAUI as shorthand term to refer to any instance of 400G physical interface (similar to XAUI in 10G). Architectural definitions for the purists CDAUI 400G Attachment Unit Interface = physical instantiation of interface CDXI 400G Extender Interface = physical instantiation of extender interface Page 5

Configs Capturing possible current/future configurations Mapping host configuration examples to architectural diagrams aim to build a comprehensive library of configurations Capture host sublayer breakdown, with various module options with variations at both ends of a link Detailed proposals for coding//etc. can be measured against forward & backward compatible implementations Current assumption is that multiple will be achieved using segment-by-segment, note that implementations may be allowed to optimize this for pass-through cases e.g. a 400GBASE-SR16 could be drawn like this SR16 MAC PCS PCS MAC but this doesn t mean that we are endorsing a 400GBASE-SR16 proposal Some of the items depicted may be the subject of future projects some may never exist! Page 6

Some notes Host systems: Host #1 multiport MAC ASIC with 16 lane i/f, port extender supports 16 lane module Host #2 Integrated ASIC driving 16 lane module Host #3 1 st gen ASIC with 16 lane i/f, 2 nd gen port extender supports 8 lane module s s 1x 16 lane module slots s 2x 8 lane module slots s xa SR16 interface s xb LR4 interface s xc SR8 interface s xd SR4 interface Page 7

Config: Host #1, 1A 1 st gen, 16 lane module interface, multi-port host MAC ASIC & extender (port driver) ASIC MAC PCS CDAUI-16 SR16 Definition for 16-bit & SR16 PCS// should be as similar as possible so that driver IC has minimal logic In this configuration, there may be separate statistics for & CDAUI-16 Page 8

Config: Host #1, 1A (alternate view) 1 st gen, 16 lane module interface, multi-port host MAC ASIC & extender (port driver) ASIC MAC PCS CDAUI-16 CDAUI-16 SR16 The detailed architecture proposal may require both views, or may make previous view redundant function defined for.3ba Page 9

Config: Host #1, 1B 1 st gen, 16 lane module interface, multi-port host MAC ASIC & extender (port driver) ASIC MAC CDXI retimer PCS LR4? HG Complex module to handle coding & in advance of host integration Detailed definition required for CDXI retiming (back-to-back with separate statistics; retimer only, etc.) Page 10

Config: Host #2, 1A 2 nd gen, 16 lane module interface, integrated host MAC ASIC MAC PCS CDAUI-16 SR16 Host integrated silicon Driver integrated with host ASIC, indistinguishable from config #1 for external view Page 11

Config: Host #2, 1B 2 nd gen, 16 lane module interface, integrated host MAC ASIC MAC PCS LR4 HG Host integrated silicon Page 12

Config: Host #3, 2B 3 rd gen, 8 lane module interface, multi-port host MAC ASIC & extender (port driver) ASIC MAC CDXI-8 PCS LR4 HG HG HG More aggressive C2M interface, re-using 1 st gen. host ASIC If 8x50 C2M requires stronger, back-to-back required to change to PCS pass-through to be defined (if 8 lane C2M is similar to 4 lane optical ) Page 13

Config: Host #3, 2B (alternate view) 3 rd gen, 8 lane module interface, multi-port host MAC ASIC & extender (port driver) ASIC MAC -mux CDXI-8 PCS LR4 HG If RS- is sufficient for 8x50 C2M, some form of mux function could change from to CDXI-8 Page 14

Config: Host #3, 2B (alternate view) 3 rd gen, 8 lane module interface, multi-port host MAC ASIC & extender (port driver) ASIC MAC PCS CDAUI-8 LR4 HG Alternate view could be allowed by the architecture, mux function changes from CDAUI-8 to CDAUI-4 This view requires that the HG used for 4 lane optics is also suitable for 8 lane C2M Page 15

Config: Host #3, 2A (unclear demand) 3 rd gen, 8 lane module interface, multi-port host MAC ASIC & extender (port driver) ASIC MAC PCS CDAUI-16 CDAUI-8 SR16 mux from CDAUI-16 to CDAUI-8 & then demux in the module Generally, interfaces wider than module lane width are uncommon Page 16

Config: Host #3, 2A (alternate view) 3 rd gen, 8 lane module interface, multi-port host MAC ASIC & extender (port driver) ASIC MAC CDXI-8 PCS SR16 HG HG If 8x50 C2M requires stronger, simple SR16 module is not possible Page 17

Config: Host #3, 2C 3 rd gen, 8 lane module interface, multi-port host MAC ASIC & extender (port driver) ASIC MAC PCS CDAUI-8 SR8 HG If SR8 uses same HG as 8 lane C2M & 4 lane SMF, then simple 8 lane module is possible Page 18

Config: Host #3, 2D 3 rd gen, 8 lane module interface, multi-port host MAC ASIC & extender (port driver) ASIC MAC CDXI-8 PCS SR4 HG HG MS Medium specific for 4 lane MMF 3 separate segments Page 19