Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Similar documents
LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Experiment 3: Logic Simplification

Combinational Circuits Digital Logic (Materials taken primarily from:

DKT 122/3 DIGITAL SYSTEM 1

Combinational Logic Circuits

Module -7. Karnaugh Maps

Chapter 3 Simplification of Boolean functions

Review: Standard forms of expressions

Chapter 2 Combinational Logic Circuits

IT 201 Digital System Design Module II Notes

A graphical method of simplifying logic

Simplification of Boolean Functions

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Unit-IV Boolean Algebra

Chapter 2 Combinational

Simplification of Boolean Functions

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

Chapter 2. Boolean Expressions:

Chapter 3. Boolean Algebra and Digital Logic

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Experiment 4 Boolean Functions Implementation

Digital Logic Lecture 7 Gate Level Minimization

Specifying logic functions

4 KARNAUGH MAP MINIMIZATION

Gate-Level Minimization

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

2.6 BOOLEAN FUNCTIONS

Combinational Logic Circuits Part III -Theoretical Foundations

SEE1223: Digital Electronics

Summary. Boolean Addition

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Gate Level Minimization Map Method

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Computer Science. Unit-4: Introduction to Boolean Algebra


Chapter 2 Combinational Logic Circuits

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Chapter 3. Gate-Level Minimization. Outlines

EEE130 Digital Electronics I Lecture #4_1

ELCT201: DIGITAL LOGIC DESIGN

CprE 281: Digital Logic

ENGIN 112 Intro to Electrical and Computer Engineering

Ch. 5 : Boolean Algebra &

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

COMBINATIONAL LOGIC CIRCUITS

ELCT201: DIGITAL LOGIC DESIGN

Digital Logic Design (CEN-120) (3+1)

X Y Z F=X+Y+Z

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Combinational Logic & Circuits

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Karnaugh Maps. Kiril Solovey. Tel-Aviv University, Israel. April 8, Kiril Solovey (TAU) Karnaugh Maps April 8, / 22

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Combinational Digital Design. Laboratory Manual. Experiment #3. Boolean Algebra Continued

Digital Circuits ECS 371

Chapter 2: Combinational Systems

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Chapter 2 Boolean algebra and Logic Gates

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Programmable Logic Devices. Programmable Read Only Memory (PROM) Example

PART 1. Simplification Using Boolean Algebra

Combinational Logic Circuits

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

CMPE223/CMSE222 Digital Logic

CS8803: Advanced Digital Design for Embedded Hardware

Standard Forms of Expression. Minterms and Maxterms

CS470: Computer Architecture. AMD Quad Core

Gate Level Minimization

LOGIC CIRCUITS. Kirti P_Didital Design 1

3.3 Hardware Karnaugh Maps

1. Mark the correct statement(s)

10EC33: DIGITAL ELECTRONICS QUESTION BANK

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

ECE380 Digital Logic

Lecture 5. Chapter 2: Sections 4-7

Definitions. 03 Logic networks Boolean algebra. Boolean set: B 0,

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

Circuit analysis summary

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

Programmable Logic Devices (PLDs)

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 09 MULTIPLEXERS

A B AB CD Objectives:

Pearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Announcements. Chapter 2 - Part 1 1

Contents. Chapter 3 Combinational Circuits Page 1 of 34

Gate-Level Minimization. section instructor: Ufuk Çelikcan

EECS 140/141 Introduction to Digital Logic Design Fall Semester 2016 Exam #1 Date: 3 October 2016

R10. II B. Tech I Semester, Supplementary Examinations, May

MODULE 5 - COMBINATIONAL LOGIC

ENGIN 112. Intro to Electrical and Computer Engineering

MUX using Tri-State Buffers. Chapter 2 - Part 2 1

Switching Circuits & Logic Design

Chapter Three. Digital Components

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

2.1 Binary Logic and Gates

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:

Transcription:

Name: Instructor: Engr. Date Performed: Marks Obtained: /10 Group Members (ID):. Checked By: Date: Experiment # 04 Boolean Expression Simplification and Implementation OBJECTIVES: To understand the utilization of Boolean algebra in logic circuits. To write logic equation of a logic circuit from the logic diagram. Simplification of Boolean Expression using K-Map. Required Components and Equipment: ICs as required Digital Electronics trainer Connecting Wires Boolean algebra: In mathematics and mathematical logic, Boolean algebra is the branch of algebra in which the values of the variables are the truth values true and false, usually denoted 1 and 0 respectively. It should be clearly understood that Boolean numbers are not the same as binary numbers. Whereas Boolean numbers represent an entirely different system of mathematics from real numbers, binary is nothing more than an alternative notation for real numbers. The two are often confused because both Boolean math and binary notation use the same two ciphers: 1 and 0. The difference is that Boolean quantities are restricted to a single bit (either 1 or 0), whereas binary numbers may be composed of many bits adding up in place-weighted form to a value of any finite size. A Boolean expression is an expression that has relational and/or logical operators operating on Boolean variables. A Boolean expression evaluates to either true or false. We have four basic Boolean identities for addition and four for multiplication:

The Karnaugh map provides a simple and straight-forward method of minimising boolean expressions. With the Karnaugh map Boolean expressions having up to four and even six variables can be simplified. A Karnaugh map provides a pictorial method of grouping together expressions with common factors and therefore eliminating unwanted variables. The Karnaugh map can also be described as a special arrangement of a truth table. The Karnaugh map uses the following rules for the simplification of expressions by grouping together adjacent cells containing ones i. No zeros allowed. ii. No diagonals. iii. Only power of 2 number of cells in each group. iv. Groups should be as large as possible. v. Every one must be in at least one group. vi. Overlapping allowed. vii. Wrap around allowed. viii. Fewest number of groups possible. PROCEDURE: Step 1: Expression: Y = BC + BAD + BAD 1. Obtain the truth table for the above mentioned expression. 2. Simplify the Expression using Boolean algebra. 3. Draw the logic diagram for the simplified expression. 4. Implement the circuit on trainer using the required logic gates. 5. Verify your circuit by applying all the possible input combinations to the circuit.

Truth Table INPUTS OUTPUT Simplified Expression A B C D Y 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 Logic Diagram Step 2: Logic Diagram: (Get the Logic Diagram from the instructor!) 1. Write the Logic expression for the circuit. 2. Simplify the expression using Boolean algebra. 3. Obtain the truth table for the simplified expression. 4. Draw a new logic diagram for the simplified expression 5. Implement the circuit on trainer using the required logic gates. 6. Verify your circuit by applying all the possible input combinations to the circuit.

Logic Expression Truth Table Truth Table Simplified Expression INPUTS OUTPUT X Y Z F 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Logic Diagram Step 3: Function: Y = ABC + AB C + A B 1. Express it in the form of sum of minterms. 2. Draw the K-Map for the function. 3. Find its simplified expression from K-map in SOP form. 4. Draw the logic diagram for the simplified expression. 5. Obtain a truth table for the simplified expression. 6. Implement the logic circuit on trainer using the required logic gates. 7. Verify your logic circuit by applying all the possible input combinations to the circuit. Canonical Form: Y =

K - Map Simplified Expression Truth Table INPUTS OUTPUT A B C Y 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Logic Diagram

Lab Task Question # 01: Given the Boolean Function: (A + C)(A + C )(C + D)(B + D)(A + B + C D)(A + B + C) 1. Obtain the truth table for the above mentioned expression. 2. Simplify the Expression using Boolean algebra. 3. Draw the logic diagram for the simplified expression. 4. Implement the circuit on Proteus 5. Verify your circuit by applying all the possible input combinations to the circuit. Question # 02: Given the Boolean Function: F = WXY + X YZ + W XYZ + WXY 1. Express it in sum of minterms using Karnaugh Map. 2. Simplify the term using Karnaugh Map. 3. Implement the circuit on Proteus