100G Signaling Options over Backplane Classes

Similar documents
10GBASE-KR for 40G Backplane

Feasibility of 40/100G Heterogeneous System based on Channel Data

Modulation Schemes Link Budget Analysis under BCI Interference for RTPGE

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

Feasibility of 30 db Channel at 50 Gb/s

100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal

Technical Feasibility of optical PMDs with RS FEC

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

400G PAM4 The Wave of the Future. Michael G. Furlong - Senior Director, Product Marketing

Updated 802.3cb Backplane Channel Analysis and PHY proposals

Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch

Simulation Results for 10 Gb/s Duobinary Signaling

COM Analysis on Backplane and Cu DAC Channels

Sequence Estimators with Block Termination in the presence of ISI

100Gbps/Lane Electrical Signaling. Loop-Timed Configurations. Ramin Farjadrad SVP of R&D

Objectives for Next Generation 100GbE Optical Interfaces

100GEL C2M Channel Analysis Update

Achieving PCI Express Compliance Faster

400GBase-LR8: A Proposal for 10 km Objective Using 50 Gb/s PAM4 Signaling

NRZ-NFC for 28G-PON. Contribution to The IEEE NG-EPON Study Group Meeting, Nov , 2015

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY

40 GbE Over 4-lane 802.3ap Compliant Backplane

PCI Express 4.0. Electrical compliance test overview

Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels

IEEE 802.3ap Backplane Ethernet Overview

IEEE-100GBASE-KR4/CR4, v3

ADS USB 3.1 Compliance Test Bench

Automotive Ethernet BroadR-Reach

Defining a New High-Speed, Multi-Protocol SerDes Architecture for Advanced Nodes

IBIS-AMI Model Simulations Over Six EDA Platforms

Updated 50G PAM4 C2M Simulations

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App

Combined EFM PHY using Single Carrier Modulation

Describes information for this release. Describes added functions for this release. Describes bug fixes in released software version

Transmitter testing for MMF PMDs

The Future of Electrical I/O for Microprocessors. Frank O Mahony Intel Labs, Hillsboro, OR USA

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

OIF CEI-56G Project Activity

COMMITTEE T1 TELECOMMUNICATIONS Working Group T1E1.4 (DSL Access) Baltimore; August 25-26, 1999

PCI Express Electrical Basics

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Comparison Between Equalization, COM Package Models, and COM For 100G Base KR Channels

PCI Express Link Equalization Testing 서동현

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

SFP-GIG-T-LEG. 1.25Gbps SFP Copper Transceiver

Channel Based Methods for Signal Integrity Evaluation COMPAL ELECTRONICS, INC. Taipei Server Business Aug 13, 2013

Auto-configuration of n WLANs

Integrating ADS into a High Speed Package Design Process

Analysis on estimated SNR values on a generic cable plant

Update on technical feasibility for PAM modulation

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Optical Trends in the Data Center. Doug Coleman Manager, Technology & Standards Distinguished Associate Corning Optical Communications

Proposal for modeling advanced SERDES

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Maximising Serial Bandwidth And Signal Integrity In FPGAs

100GbE Architecture - Getting There... Joel Goergen Chief Scientist

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

PCI Express Gen 4 & Gen 5 Card Edge Connectors

Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline Receiver. D. Dunwell and A. Chan Carusone University of Toronto

Multilevel Serial PMD Update. Rich Taborek - IEEE HSSG - 10 GbE

100Gb/s SMF PMD Alternatives Analysis

Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation

Performance Evaluation of Transcoding and FEC Schemes for 100 Gb/s Backplane and Copper Cable

Tektronix Innovation Forum

Type-C Technologies and Solutions

GLC-T (1000BASE-T SFP) Datasheet

Optimal Management of System Clock Networks

Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)

SFP GE T. Copper SFP Transceiver

Advanced Jitter Analysis with Real-Time Oscilloscopes

Is 1Tb/s Ready for Prime Time? Engineering Reality Check

100G / Lane Electrical Interfaces for Datacenter Switching - Desirable Solution Attributes

ERL for Parameter Update

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document

Technical Feasibility of 4x10G and 10x10G Electrical Interfaces

TP1 and TP4 testing with compliance boards Mike Dudek JDSU Piers Dawe Avago Technologies. IEEE 802.3ba interim Seoul, Korea Sept 2008

History Channel. 10G Ethernet on Copper

10G Ethernet Over Structured Copper Cabling

1000BASE-T Copper SFP Transceiver

Two Backplane Markets, Two Backplane Channels, Two Signaling Schemes, Two PHYs

Physical Aspects of Packages for 100GEL & PKG ad-hoc Physical Aspects Summary

VDSL in terms of reach and capacity

10G SFP + Bi-di Transceiver Hot Pluggable, single LC, 1270nm/1330nm, DFB LD, Single Mode, 20km PSFP F/PSFP F

Submission Title: Preliminary Performance of FEC Schemes in TG3d Channels

Comparison of BER Estimation Methods which Account for Crosstalk

Using Chiplets to Lower Package Loss. IEEE Gb/s Electrical Lane Study Group February 26, 2018 Brian Holden, VP of Standards Kandou Bus SA

DisplayPort 1.4 Webinar

1000BASE-T SFP Transceiver

Provides information for this release. Describes added functions for this release. Describes bug fixes in the released software version.

Copper SFP Series. 10/100/1000BASE-T Copper SFP Transceiver with SGMII interface RoHS6 Compliant

Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title

Copper SFP Transceiver

XFP 10G Transceiver M10GB-XFP-BIDI40

802.3bj FEC Overview and Status 400GbE Logic Challenges DRAFT IEEE

Advanced Modulation and Coding Challenges

64 Gbaud PAM4 DAC G0374A

COMMITTEE T1 TELECOMMUNICATIONS Working Group T1E1.4 (DSL Access) Newport Beach, CA; Feb 17 th, 2002 CONTRIBUTION

AirMax VSe High Speed Backplane Connector System

Parameter Symbol Min. Typical Max. Unit Storage Temperature T S C Supply Voltage V CC T, R V Relative Humidity RH 0 85 %

10 Gigabit Ethernet over Copper Cabling

Transcription:

100G Signaling Options over Backplane Classes IEEE P802.3bj January 2012 Newport Beach FutureWei Hiroshi Takatori Hiroshi.Takatori@huawei.com Contributors and Supporters Albert Vareljian Sanjay Kasturia, Inphi FutureWei TECHNOLOGIES CO., LTD. Page 1

Outline 1. Signaling Options (Line Code and Transmission Type) 2. SNR Margin Analysis (Salz) over 50 Channels (Old/New) 3. Representative Channels for Time-Domain Simulation 4. Simulation Result Analysis 5. Roadmap to the Next Generation 400G System 6. Summary FutureWei TECHNOLOGIES CO., LTD. Page 2

100G Signaling Options 1 Option 1: PAM-2, 25Gbaud*, 4-Lane Option 2: PAM-4, 12.5Gbaud, 4-Lane 2 Option 3: PAM-4C*, 6.25Gbaud, 8-Lane (Full Duplex by EC) 50 Industry Backplane CHs ( New Material, KR, and Pre-KR) are evaluated with three different options. *1) No coding overhead assumed at this stage *2) 4-D TCM Coded as per 802.3ab, 1000BASE-T FutureWei TECHNOLOGIES CO., LTD. Page 3

IL, Crosstalk (db) 802.3ab Channel Mapped to 802.3ba 10 0 Nyquist IL -10-20 -30 KR CAT5, 100m Freq. Scaled by x50 (12.5G/250M) -40-50 -60-70 Power Sum FEXT -80-90 10 7 10 8 10 9 10 10 Frequency (Hz) 802.3ab (1000BASE-T) Channel IL is much more relaxed vs. KR at Nyquist. Makes 8-lane Bi-Directional Signaling a Promising Candidate over KR-compliant and Pre-KR Channels FutureWei TECHNOLOGIES CO., LTD. Page 4

Noise Margin (db) (db) SNR Margin (Salz) (-146dBm/Hz BGN, w/o FEC) 25 20 15 10 5 Noise Margin = Salz SNR SNR_ref SNR_ref = 16.9dB (PAM-2) 23.9dB (PAM-4) BER = 1.E-12 6dB Margin 1. PAM-4 has advantage over PAM-2 for greater loss CHs. 2. However, PAM-2 and, to some extent, PAM-4 channel support not widest. 3. PAM-4C covers higher IL and boarder majority of the channels. 0-5 -10-90 -80-70 -60-50 -40-30 -20-10 Channel Loss at 12.5GHz (db) Insertion Loss @ 12.5GHz (db) RED: PAM-2 BLACK: PAM-4 GREEN: PAM-4C Further analysis is done by the time domain behavioral simulation that included key system impairments and IC implementation losses. FutureWei TECHNOLOGIES CO., LTD. Page 5

Channels for Time-Domain Analysis CH1 Improved Materials 1 Meter Backplane Channel, IBM http://www.ieee802.org/3/100gcu/public/channel.html Similar to above from TE, Merson, Q-Logic, and FCI CH2 KR Compliant Typical Backplane channel designed after KR CH3 KR Marginal http://www.ieee802.org/3/ap/public/sep04/dambrosia_01_0904.pdf etc CH1 IL: 29.2dB @ 12.5GHz ICR: 13.1dB KR-req. CH2 IL: 39dB @ 12.5GHz ICR: 8.7dB CH3 IL: 59.5dB @ 12.5GHz ICR: -27dB FutureWei TECHNOLOGIES CO., LTD. Page 6

SNR (db) Amplitude Time Domain Behavioral Simulation Reference PHY TX: 5dBm, 3~4 tap FIR filter with 1 st order LPF, 40dB THD RX: CTLE, High-pass filter, 16 tap DFE, 40dB THD Jitter: 0.35ps(rms), both transmit and receive clock Noise: NEXT, FEXT, and BGN (-152, 146, and -140dBm/Hz) 1 0.5 0-0.5 FEXT FEXT + -152-146 Adaptation NEXT dbm/hz dbm/hz -140 dbm/hz -1 0 1 2 3 4 5 6 7 Iteration Time (symbol) x 10 4 30 20 10 16.9dB Sampled EYE SNR = 21.1dB 15.0dB 9.9dB 6.0dB 0 0 1 2 3 4 5 6 7 Iteration Time (symbol) x 10 4 Impairments are added in time one by one after the adaptation. 1. FEXT 20000~ 2. FEXT + NEXT 30000~ 3. FEXT + NEXT + BGN 40000~ The noise margin is calculated by subtracting SNR_ref. from SNR. SNR_ref = 16.9dB (PAM-2) = 23.9dB (PAM-4) Result shown in this page uses - Option-1(PAM-2, 25Gbaud) - CH-2 (KR compliant). Noise margin in this case is +4.2dB (Crosstalk only) -1.9dB (BGN = -152dBm/Hz) -7dB (BGN = -146dBm/Hz) -10.9dB(BGN=-140dBm/Hz) Simulations are repeated for three options over different channels. FutureWei TECHNOLOGIES CO., LTD. Page 7

Noise Margin Result Time Domain Behavioral Simulation BGN (dbm / Hz) CH1 Improved Material CH2 KR Compliant CH3 KR Marginal Option1 PAM2, 25G baud Option2 PAM4, 12.5G baud Option3 PAM4C, 6.25G baud Full Duplex -152 4.4 db -1.9 db FAIL -146 2.5-7 FAIL -140-1.7-10.9 FAIL -152 5.8 db 3.4 db -6.2 db -146 4.4 0.8-7.2-140 1.0-3.6-9.9-152 9.0 db 9.5 db 2.7 db -146 8.2 7.9 2.1-140 6.4 4.5 0.3 No FEC coding gain is included Package + BGA crosstalk are not included FutureWei TECHNOLOGIES CO., LTD. Page 8

SNR (db) Feasibility of Next Gen 400G System Channel: CH1 (IBM 1m Backplane) Signaling: PAM-4C, 25Gbaud (OPTION-3, 4X speed) 35 30 25 20 15 10 Adaptation (EQL and EC) FEXT + NEXT + BGN -152dBm/Hz -146 dbm/hz -140 dbm/hz Assuming 5dB coding gain, greater than 3dB noise margin is possible. 400G system is feasible. Followings will be necessary for industry grade products. 5 Full duplex 0 0 1 2 3 4 5 6 7 8 9 x 10 4 Iteration Time (symbol) A. Minor material improvement over CH1 B. SerDes porting by 4X. FutureWei TECHNOLOGIES CO., LTD. Page 9

Summary 1. Three signaling options have been studied over key classes of channels --- Improved Low-loss material, KR, and Pre-KR 2. PAM-2 is marginal even with improved Low-loss material and requires extremely low noise environment. 3. PAM-4 would work over Low-loss channels, however, w/o FEC it would be marginal over KR spec backplanes. 4. PAM-4C will work well over KR backplanes with sufficient margin even w/o additional FEC. 5. PAM-4C is the best performing signaling so far on a roadmap to the next generation 400G system. FutureWei TECHNOLOGIES CO., LTD. Page 10