REVIEW ON CONSTRUCTION OF PARITY CHECK MATRIX FOR LDPC CODE

Similar documents
Design and Implementation of Low Density Parity Check Codes

Capacity-approaching Codes for Solid State Storages

Reduced Complexity of Decoding Algorithm for Irregular LDPC Codes Using a Split Row Method

On the construction of Tanner graphs

Modern Communications Chapter 5. Low-Density Parity-Check Codes

Performance analysis of LDPC Decoder using OpenMP

HDL Implementation of an Efficient Partial Parallel LDPC Decoder Using Soft Bit Flip Algorithm

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes

International Journal of Scientific & Engineering Research, Volume 4, Issue 5, May-2013 ISSN

Optimized Min-Sum Decoding Algorithm for Low Density PC Codes

LDPC Codes a brief Tutorial

Performance comparison of Decoding Algorithm for LDPC codes in DVBS2

A REVIEW OF CONSTRUCTION METHODS FOR REGULAR LDPC CODES

Finding Small Stopping Sets in the Tanner Graphs of LDPC Codes

Error Correction and Detection using Cyclic Redundancy Check

Hardware Implementation

Optimized ARM-Based Implementation of Low Density Parity Check Code (LDPC) Decoder in China Digital Radio (CDR)

Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes

Multiple Constraint Satisfaction by Belief Propagation: An Example Using Sudoku

Majority Logic Decoding Of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2

Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Overlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can

Low complexity FEC Systems for Satellite Communication

Low Complexity Quasi-Cyclic LDPC Decoder Architecture for IEEE n

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications

Fault Tolerance & Reliability CDA Chapter 2 Additional Interesting Codes

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning

New Message-Passing Decoding Algorithm of LDPC Codes by Partitioning Check Nodes 1

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes

Check-hybrid GLDPC Codes Without Small Trapping Sets

Reduced Latency Majority Logic Decoding for Error Detection and Correction

A Memory Efficient FPGA Implementation of Quasi-Cyclic LDPC Decoder

FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5

Search for Improvements in Low Density Parity Check Codes for WiMAX (802.16e) Applications

Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes

Layered Decoding With A Early Stopping Criterion For LDPC Codes

COMPARISON OF SIMPLIFIED GRADIENT DESCENT ALGORITHMS FOR DECODING LDPC CODES

BER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel

DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY

lambda-min Decoding Algorithm of Regular and Irregular LDPC Codes

INPUT TO (TM/TC) CHANNEL CODING GREEN BOOK(s) AS DISCUSSED AT THE MEETING IN CRYSTAL CITY, VA (USA) on 12 March Frame Error Control Field

Implementation of Novel BP Algorithm for LDPC Decoding on a General Purpose Mobile ARM11 CPU

Link Layer: Error detection and correction

Multi-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications

A New Error Correction Coding Approach

LOW-density parity-check (LDPC) codes have attracted

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura

Energy Efficient Layer Decoding Architecture for LDPC Decoder

A Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications

ITERATIVE COLLISION RESOLUTION IN WIRELESS NETWORKS

A Parallel Decoding Algorithm of LDPC Codes using CUDA

CS321: Computer Networks Error Detection and Correction

ELG3175 Introduction to Communication Systems. Introduction to Error Control Coding

Distributed Decoding in Cooperative Communications

Capacity-Approaching Low-Density Parity- Check Codes: Recent Developments and Applications

C LDPC Coding Proposal for LBC. This contribution provides an LDPC coding proposal for LBC

Error Control Coding for MLC Flash Memories

A new two-stage decoding scheme with unreliable path search to lower the error-floor for low-density parity-check codes

Randomized Progressive Edge-Growth (RandPEG)

ERROR correcting codes are used to increase the bandwidth

T325 Summary T305 T325 B BLOCK 4 T325. Session 3. Dr. Saatchi, Seyed Mohsen. Prepared by:

Hybrid Iteration Control on LDPC Decoders

CRC Error Correction for Energy-Constrained Transmission

Performance of the Sum-Product Decoding Algorithm on Factor Graphs With Short Cycles

Fault Tolerant Parallel Filters Based on ECC Codes

Use of the LDPC codes Over the Binary Erasure Multiple Access Channel

Achieving Reliable Digital Data Communication through Mathematical Algebraic Coding Techniques

Error Floors of LDPC Codes

SERIAL LDPC DECODING ON A SIMD DSP USING HORIZONTAL SCHEDULING

Trapping Set Ontology

ISSN (Print) Research Article. *Corresponding author Akilambigai P

Comparative Performance Analysis of Block and Convolution Codes

Raptor Codes for P2P Streaming

Error correction guarantees

TURBO codes, [1], [2], have attracted much interest due

Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes

A High Performance CRC Checker for Ethernet Application

DESIGN AND IMPLEMENTATION OF HIGH SPEED 64-BIT PARALLEL CRC GENERATION

Anbuselvi et al., International Journal of Advanced Engineering Technology E-ISSN

Fault Tolerant Parallel Filters Based On Bch Codes

Design and Implementation of Hamming Code using VHDL & DSCH

Image coding using Cellular Automata based LDPC codes

SMALL DISTANCE CODES FOR HEADER ERROR DETECTION IN ATM NETWORKS

Design of Cages with a Randomized Progressive Edge-Growth Algorithm

AN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES

A Software LDPC Decoder Implemented on a Many-Core Array of Programmable Processors

Ch. 7 Error Detection and Correction

Effective Implementation of LDPC for Memory Applications

Fountain Codes Based on Zigzag Decodable Coding

An Algorithm for Counting Short Cycles in Bipartite Graphs

Selective Video Coding based on Bezier Curves

A New Non-Iterative Decoding Algorithm for the Erasure Channel : Comparisons with Enhanced Iterative Methods

Design Single and Multiple Errors Correction Block Codes

Design and Analysis of Kogge-Stone and Han-Carlson Adders in 130nm CMOS Technology

LLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision

A Novel Approach for Parallel CRC generation for high speed application

Piecewise Linear Approximation Based on Taylor Series of LDPC Codes Decoding Algorithm and Implemented in FPGA

A Fast Systematic Optimized Comparison Algorithm for CNU Design of LDPC Decoders

Transcription:

REVIEW ON CONSTRUCTION OF PARITY CHECK MATRIX FOR LDPC CODE Seema S. Gumbade 1, Anirudhha S. Wagh 2, Dr.D.P.Rathod 3 1,2 M. Tech Scholar, Veermata Jijabai Technological Institute (VJTI), Electrical Engineering Dept.Mumbai, India 3 Professor,Veermata Jijabai Technological Institute (VJTI), Electrical Engineering Dept.Mumbai, India Abstract LDPC codes have become the most popular error control code in various fields like telecommunication, magnetic recording, optical communication etc. due to their high error correcting capability. This paper outlines a work on a design of parity check matrix for regular LDPC codes. In this paper we represents an algebraic method to construct parity check matrix for decoding of LDPC code by using weight of row and weight column of matrix. In this paper we have done encoding of LDPC code and representation of parity check matrix by using tanner graph [8]. The construction of LDPC code determines how good the decoding performance and hardware implementation will be. This algebraic method is used in decoding of LDPC code which will be use in sum product algorithm operating on Tanner Graph of LDPC code. The structure of Tanner graph improves the performance in the decoding of LDPC code. Keywords Low density parity check (LDPC) code, Tanner Graph, Parity check matrix H. I. INTRODUCTION Low density parity check codes are a special type of error correcting codes that is known for their good decoding performance and high throughput. Low density parity check codes were first introduced by Robert Gallager in early 6's [1]. His work was ignored for decades because of its high computational complexity for hardware implementation in that time. LDPC codes are decoded using a subclass of message passing algorithms introduced in Gallager's work named the belief propagation decoding algorithm. Its strength is in the inherent parallelism of the message passing and the iterative decoding [3] behavior that is done by updating bit probabilities. The TG of a linear block code is a bipartite graph constructed from the parity-check matrix of the code.ldpc codes are designed starting from the parity check matrix, where two sets of separated nodes called check and variable nodes are connected to points in the other set based on some regulations and restrictions. The separation of sets allows parallel decoding computations. In contrary, the decoding operations of turbo codes which are the most competitors to LDPC codes, depends on each other in blocks or windows which results in serial computations. LDPC codes have simple graphical representation based on Tanner graph [8] that leads to accurate analysis of performance, also it helps optimizing the designs of regular and irregular constructions. LDPC codes are said to be regular if Wc is constant for every column, and Wr =Wc (n/m). If the parity matrix H is low density but the number of 1 in each row or column are not constant, the code is said to be an irregular one. II. ENCODING OF LDPC CODE LDPC codes stem from another type of FEC scheme called linear block codes. To describe how LDPC codes operate, consider how typical linear block codes operate. To describe linear block codes, (n, k) notation is commonly used. The k value denotes the number of bits in a message and the n value denotes the number of bits in the transmitted codeword. All linear block codes, including LDPC, utilize an encoder matrix, G, that adds redundant information to a message to be transmitted. The redundant information is used to detect and correct errors at the receiver. This redundant DOI : 1.23883/IJRTER.217.396.OJHLS 6

information is embedded in the extra bits called parity bits that are appended to a message. For (n, k) code, the encoding is the process in which k-bit message is augmented with n-k parity- check bits to form an n-bit LDPC codeword [7]. Let m be message; Then LDPC code for the message shall be C = m*g. Where, G is Generator matrix Generator matrix G is Gk x n = [Ik P k x (n-k)] Where, G is a generator matrix of size, k n I is an identity matrix of size, k k P is a parity bit matrix of size, k (n-k) The G matrix is derived from Parity Check matrix where, H (n-k) x n = [P T In-k] As matrix G and H are orthogonal to each other, H.G T =. Consider an example: m= [1 1 ] and G is given as below Solution: C=m*G = [1 1 ] * [ G = [ 1 1 1 1 1] 1 1 1 1 1 1 1] 1 1 C= [1 1 ] Thus the codeword contains first three bit message & last three parity bits. III. REPRESENTATION OF H MATRIX BY USING TANNER GRAPH The Tanner graph of the parity check matrix H is a bipartite graph. It has bit nodes or variable nodes (VN) equal to the number of columns of H, and check nodes (CNs) equal to the number of rows of H. If Hji ¼ 1; i.e., if variable i participates in the jth parity check constraint, then check node j is connected to variable node i. Fig.1. Representation of H matrix by using tanner graph @IJRTER-217, All Rights Reserved 7

Consider H matrix as Fig.2. Tanner graph of given H matrix IV. ALGEBRAIC METHOD TO CONSTRUCT PARITY CHECK MATRIX Consider an identity matrix I a where a >= (w c 1)(w r 1) and obtain the matrix by cyclically shifting the rows of the identity matrix I a by one position to the right. Defining A = I a the parity check matrix H can be constructed as Example: Construct H matrix with w c = 2 and w r = 3 using algebraic construction method. Solution:(w c 1)(w r 1) = 2 Since a>2 then a=3. Hence I a = I 3. A = [ ] A 1 = [ ] A 2 = [ ] @IJRTER-217, All Rights Reserved 8

H = [ A A A A A 1 A 2] H = 1 1 [ ] V. RESULTS Fig.3 shows a simulation result of LDPC encoder. Encoding of LDPC code is done. After the message is encoded, it is transmitted through a channel where it might be corrupted by noise. At the decoder, a corrupted codeword (r) is received and will be decode by using the H T matrix. At the decoder, a corrupted codeword (r) is received and decoded using the H T matrix. This operation results in a value called the syndrome (S). Fig.3 Simulation result of encoder If the syndrome is equal to zero, there are no errors detected. For this result we are working on Sum product algorithm for decoding of LDPC. VI. CONCLUSION Construction gives a large class of regular LDPC codes in Gallager s original form that perform well with the SPA. The best known practical algorithm for the decoding of low-density parity-check (LDPC) codes is the iterative sum-product or belief propagation algorithm, operating on a Tanner graph (TG) of the code. In this paper, we proposed algebraic construction of parity check matrix H of regular LDPC code. From this H matrix we will decode the received codeword by using Sum product algorithm [5]. It improve the performance or complexity trade-off in the decoding of short LDPC codes. REFERENCES [1] R. G. Gallager, Low-density parity-check codes, IEEE Trans.Inform.Theory, vol.it-8, pp, 21-28, Jan. 1962. [2] D. J. C. McKay and R. M. Neal, Near Shannon limit performance of low-density parity check codes, Electron. Lett, vol. 32, no. 18, pp.1645 1646, March 1996, reprinted Electron. Lett, vol. 33(6), pp. 457 458, March 1997. [3] Yongyi Mao, and Amir H. Banihashemi Decoding Low-Density Parity-Check Codes with Probabilistic Schedule IEEE Conference,21 Pages: 119-123 vol.1. [4] El Hassani, S.; Hamon, M.-H.; Pénard, P. A Comparison Study of Binary and Non-Binary LDPC Codes Decoding, IEEE Trans.International Conference, 21, pp.355 359. @IJRTER-217, All Rights Reserved 9

[5] S. S. Bhojane, M. V. Mankar, G. M. Asutkar and P. K. Dakhole, "Design of low density parity check decoder using Min-Sum algorithm," 215 International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur, 215, pp. 612-615. [6] Hachiro Fujita, Maki Ohata and Kohichi Sakaniwa, An Algebraic Method for Constructing Efficiently Encodable Irregular LDPC Codes, International symposium on Information theory, ISIT 25.pages:855-859. [7] Sarah J. Johnson, Introducing Low-Density Parity-Check Codes, The University of newcastle, Australia. [8] R.Michael Tanner, A recursive approach to low complexity codes, IEEE Transactions on Information Theory, Volume IT-27, September, 1981. @IJRTER-217, All Rights Reserved 1