Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

Similar documents
DensiShield Cable Assembly. InfiniBand Standard CX4 Standard

High Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable

GT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

40 GbE Over 4-lane 802.3ap Compliant Backplane

Siemon Interconnect Solutions

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss

Understanding 3M Ultra Hard Metric (UHM) Connectors

Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch

ADS USB 3.1 Compliance Test Bench

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

High Speed and High Power Connector Design

USB Type-C Active Cable ECN

Designing the Right Ethernet Interconnect to Increase High-Speed Data Transmission in Military Aircraft. White Paper

SPICE Model Validation Report

Simulation Results for 10 Gb/s Duobinary Signaling

SFP (Small Form-factor Pluggable) Products

Compliance test method and detailed spec for -USB3.0. Tektronix Korea YJ.PARK

Description. Features. Application. Ordering information

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App

Board Design Guidelines for PCI Express Architecture

AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

HDMI Electrical, Protocol Audio Video ( PAV ) and Content Protection, HDCP

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

DisplayPort 1.4 Webinar

MDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

FUJITSU COMPONENT LIMITED

Tektronix Innovation Forum

100G SWDM4 MSA Technical Specifications Optical Specifications

Product Specification 100G Quadwire QSFP28 Active Optical Cable FCBN425QE1Cxx

IBIS-AMI Model Simulations Over Six EDA Platforms

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY

E L E C T R I C A L A N A L Y S I S R E P O R T. Use of Z-PACK 2mm HM for Fibre Channel Applications Application Note #20GC001-1 March 13, 2000

PCI Express Link Equalization Testing 서동현

RJ-10G-SX Rugged 10G 1x12 Optical Transceiver Fiber Optic Transceiver

T Q S 2 1 L H 8 X 8 1 x x

Signal Integrity in Embedded Computer Applications

Product Specification 100G Quadwire EDR QSFP28 Active Optical Cable FCBN425QB1Cxx

ASNT_MUX64 64Gbps 2:1 Multiplexer

PI2EQX6874ZFE 4-lane SAS/SATA ReDriver Application Information

Installing the Right Ethernet Interconnect to Ensure Reliable Performance in Aircraft. White Paper

COMOSS EVB Series Transceiver Test Board Data Sheet. Overview. COMOSS Electronic Co., LTD. All rights reserved.

LCS² Cat. 6A RJ45 Socket

03-240r5 SAS-1.1 Internal wide connector and cable 11 September 2004

Product Data Sheet. 3M Active Optical Cable (AOC) Assemblies for CX4 and QSFP+ Applications

SHFP-GE-B Gb/s BiDi SFP Transceiver Hot Pluggable, Simplex LC/SC, +3.3V, Single mode, 80km, 0~70 C 1490/1550nm DFB/PIN

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing

Supplement to InfiniBand TM Architecture Specification Volume 2 Release Annex A5: Pluggable Interfaces: CATx, Copper and Optical.

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx

DisplayPort Testing Challenges

Advanced Jitter Analysis with Real-Time Oscilloscopes

SPECIFICATION AND PERFORMANCE CHARACTERISTICS OF DVI MALE AND FEMALE CONNECTOR SERIES

Part Number Operating temperature DDMI. APCS43123CDL20 Commercial Yes. APCS43123IDL20 Industrial Yes

MAX 10 FPGA Signal Integrity Design Guidelines

Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title

A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation

T10 Technical Committee From: Barry Olawsky, HP Date: 13 January 2005 Subject: T10/05-025r1 SFF8470 Crosstalk Study

HDMI Solution. U N Vasudev - Strategic Product Planner

10GBASE-KR for 40G Backplane

Copyright 2011 by Dr. Andrew David Norte. All Rights Reserved.

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document

MECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009

Advances in Measurement Based Transient Simulation

Agenda TDR Measurements Using Real World Products

PCI Express Electrical Basics

REFERENCE DESIGN Quad-SFP Host Adapter

03-240r2 SAS-1.1 Internal wide connector and cable 28 April 2004

QFPQL002400U QSFP+ Dual Fibre ITU CWDM / 2km / 40 Gigabit Ethernet / 40GBASE-LX4

Cat.8 Shielded Field Termination Plug Description

Anticipating Cat 8 Agenda. Cat 8 Overview Cat 8 Customer Design Considerations Testing Procedures and Standards

SAS/SATA II Multi-lane. lane Connector/cabling

CEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010

GEVISTA. CWDM Pluggable OC-48 SFP Transceiver. Description

Precision CML/LVPECL/LVDS 2:1 MUX with Internal Termination and Fail Safe Input

InfiniBand SDR, DDR, and QDR Technology Guide

Serial RapidIO Gen2 Protocol Analyzer

Validating Next Generation HDMI and MHL Interfaces. U N Vasudev - Strategic Product Planner

Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary

Compensation Range (pf.):

LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY Tel: (845) , Fax: (845) Internet:

Channels for Consideration by the Signaling Ad Hoc

ECE 497 JS Lecture - 21 Noise in Digital Circuits

Cable into the Future: Industrial Ethernet with 10 Gbps

Challenges and performance of the frontier technology applied to an ATLAS Phase-I calorimeter trigger board dedicated to the jet identification

10/100 Application Note General PCB Design and Layout Guidelines AN111

250 Mbps Transceiver in LC FB2M5LVR

100GEL C2M Channel Analysis Update

Features: Compliance: Applications: Warranty: XFP-10GZR-OC192LR-GT Multirate XFP 10GBASE-ZR & OC-192/STM-64 LR2 Cisco Compatible

SFP-GIG-T-LEG. 1.25Gbps SFP Copper Transceiver

Compensation Range (pf.):

250 Mbps Transceiver in OptoLock IDL300T XXX

Transcription:

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Test 8561 (Category 7, 2 lane) J Sawdy, Sr. SI Engineer 4/14/10 Forward The RJ45 connector is found in enterprise installations by the millions. This report takes a look at applying the RJ45 connector to short reach cables in today s digital environment. Purpose Determine the performance of Siemon s shielded RJ45 (MC6AS) connectors for serial data applications when used in combination with Category 7 cable. Samples Tested and Simulated MC6AS to MC6AS cable assembly, with various lengths of 26awg cable, wired with 2 lanes (4 pairs) using Category 7, 26awg stranded, S/FTP cable. Conclusions Using a maximum jitter of 0.25UI as the limiting criteria, the MC6AS connector is suitable for serial data rates of 1Gbps per lane and below for cable lengths up to 6 meters. At 2.5Gbps per lane, the connector/cable combination is suitable for cable lengths of 1 meter and less. Data rates above 2.5Gbps per lane are not suitable for this connector when all pairs are wired. If only 2 pairs are wired, crosstalk is significantly decreased and higher data rates can be achieved. This configuration would be wired GSSGGSSG at the connector, where G = ground and S = signal. If cable equalization is included, the reach at 1Gbps per lane can be increased to 11 meters. See Figure 1a. Rate (Gbps) 1 2.5 3.125 Length (meters)* 6.6 1 1 Jitter (%UI) 24 27 41 See Figure 1 2 3 *based on 26awg cable Red exceeds 0.25UI jitter criteria All simulations are without equalization Table 1) Two lane (4 pairs), all pairs wired

Page 2 of 5 Eye Diagram Simulations Using a minimum eye height of 200mv and a maximum jitter of 0.25UI as the limiting criteria, these tables show the maximum length that can be used and the resulting eye parameters. These limits are based on the eye requirements of the InfiniBand SDR (2.5Gbps) specifications. All eyes are shown at a BER of 10-12. Cable equalization was only used in Figure1a. Figure 1) Simulation of a 6.6 meter cable at 1Gbps per lane; total jitter = 242ps (.24UI) and eye height = 394mv

Page 3 of 5 Figure 1a) Simulation of an equalized 11 meter cable at 1Gbps per lane; total jitter = 238ps (.24UI) and eye height = 292mv Figure 2) Simulation of a 1 meter cable at 2.5Gbps per lane; total jitter = 109ps (.27UI) and eye height = 423mv

Page 4 of 5 Figure 3) Simulation of a 1 meter cable at 3.125Gbps per lane; total jitter = 130ps (.41UI) and eye height = 265mv Test Equipment Tektronix DSA8200 sampling oscilloscope with two 80E04 TDR sampling modules atspeed s Oculus software for s-parameter extractions and eye diagram simulations Siemon RJ45 SMA test boards, with semi-rigid traces and RJ45 receptacles Testing Notes The insertion loss and crosstalk, both near-end and far-end, were measured. Lengths of cable were added in the simulations to determine maximum lengths meeting the performance criteria. The attenuation measurements include the loss in the test board traces. Slightly better performance could be shown if the test boards were de-embedded. In order to improve crosstalk, the MC6AS connectors were wired so that they do not have any split pairs; the pairs are pins 1&2, 3&4, 5&6 and 7&8. MC6AS pin layout: (12) (34) (56) (78) (XX) indicate the pairs Because this is a 4 pair connector, two pairs were chosen as transmit pairs and two pairs were chosen as receive pairs.

Page 5 of 5 The following simulations were set up so that one of the pairs in the middle of the connector was used as the quiet pair (pair 34 or 56). The end pairs (12 and 78) will see less crosstalk degradation because their near end aggressors are further away. The simulations include crosstalk from 2 near end aggressors (Tx3 and Tx4) and 1 far end aggressor (Tx1). The aggressors are shown in red. The victim or quiet line is shown in blue. (12) Rx1---------------------------------Tx1 (12) Near end (34) Rx2---------------------------------Tx2 (34) Far end (56) Tx3---------------------------------Rx3 (56) (78) Tx4---------------------------------Rx4 (78) In the eye diagram simulations, the signal source and the aggressors are 1 volt peakpeak, bit pattern of 2^10-1 PRBS, with 25% risetime when measured at 20-80%. Standard data rates of 1, 2.5 and 3.25Gbps per lane were used for illustration purposes. Other data rates and cable lengths may be suitable depending on the performance required. This report is valid only for the samples tested. Because we continuously improve our products, Siemon reserves the right to change specifications and availability without prior notice. For further information, please contact the author at: John_Sawdy@Siemon.com