Description OUT0 1 OUTA1 OUTA1 2 OUTA2 3 OUTA3 OUTA4 OUTB1 6 OUTB2 7 OUTB2 OUTB3 OUTB4. All trademarks are property of their respective owners.

Similar documents
PI6CEQ PCIe Gen2 / Gen3 Buffer. Features. Description. Applications. Block Diagram. Pin Configuration (20-Pin TSSOP & 20-Pin QSOP)

ASM5P2308A. 3.3 V Zero-Delay Buffer

PI6C :4 Clock Driver for Intel PCI Express Chipsets. Features. Description. Block Diagram. Pin Configuration

Freescale Semiconductor, I

PI6C20400A. 1:4 Clock Driver for Intel PCIe Chipsets. Features. Description. Pin Configuration. Block Diagram

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

PI6C20800S. PCI Express 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration. Block Diagram

PI6C20800B. PCI Express 3.0 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration (48-Pin TSSOP)

PI2PCIE2214. PCI Express 2.0, 1-lane, 4:1 Mux/DeMux Switch. Features. Description. Application. Pin Description. Block Diagram.

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

3.3V ZERO DELAY CLOCK BUFFER

Pentium Processor Compatible Clock Synthesizer/Driver for ALI Aladdin Chipset

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

PI6LC48L0201A 2-Output LVDS Networking Clock Generator

PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram. 100MHz PCI-Express 0 100MHz PCI-Express 1 100MHz PCI-Express 2

NB2308A. 3.3 V Zero Delay Clock Buffer

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

PI3HDMI231-A. 3:1 ActiveEye HDMI TM Switch with Electrical Idle Detect

NB2308A. 3.3 V Zero Delay Clock Buffer

OBSOLETE PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram

NB2304A. 3.3V Zero Delay Clock Buffer

PI6C182B. Precision 1-10 Clock Buffer. Features. Description. Diagram. Pin Configuration

74VCX00 Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

DATA SHEET. Features. General Description. Block Diagram

PI3PCIE V, PCI Express 1-lane, 2:1 Mux/DeMux Switch. Features. Description. Application. Pin Description (Top-side view) Truth Table

PI5USB66. USB Charge Controller IC for Single USB Port. Features. Description. Pin Configuration. Applications

Frequency Generator for Pentium Based Systems

1.8V/3.0V Single-PLL Clock Generator AK8150C

A product Line of Diodes Incorporated. Description OUT0 OUT0# OUT1 OUT1# OUT2 OUT2# OUT3 OUT3#

T1/E1 CLOCK MULTIPLIER. Features

Register Programmable Clock Generator AK8141

Two Outputs Clock Generator AK8146B

1.8V/3.0V Single-PLL Clock Generator

PI5USB268. USB Host Charge Controller IC for Dual USB Ports. Features. Description. Pin Configuration, 20QE (Top View) Applications

MPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND

Features. Applications

Description. Application. Block Diagram

74LVT244 74LVTH244 Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

1.8V to 3.3V LVCMOS High Performance Clock Buffer Family

100-MHz Pentium II Clock Synthesizer/Driver with Spread Spectrum for Mobile PCs

PI6C GHz 1:4 LVPECL Fanout Buffer with Internal Termination GND Q0+ Q0- REF_IN+ V TH V REF-AC REF_IN- Q1+ Q1- Q2+ Q2- Q3+ Q3- VDD.

PI4IOE5V bit general purpose outputs for 1MHz I 2 C bus

Not recommended for new designs

FIN1101 LVDS Single Port High Speed Repeater

FIN1102 LVDS 2 Port High Speed Repeater

ICS Frequency Generator and Integrated Buffer. Integrated Circuit Systems, Inc. General Description. Applications.

FIN3385 FIN3383 Low Voltage 28-Bit Flat Panel Display Link Serializers

PI6C49S1510 Rev J

FST3257 Quad 2:1 Multiplexer / Demultiplexer Bus Switch

PI4IOE5V bit I 2 C-bus and SMBus I/O port with reset. Description. Features. Pin Configuration

Clock Generator for PowerQUICC and PowerPC Microprocessors and

TF10CP02 / TF10CP Gbps 2x2 LVDS Crosspoint Switches. Features. Description. Applications. Function Diagram. Ordering Information.

74F00 Quad 2-Input NAND Gate

TF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information

CAP+ CAP. Loop Filter

GT24C WIRE. 1024K Bits. Serial EEPROM

133-MHz Spread Spectrum Clock Synthesizer/Driver with AGP, USB, and DRCG Support

Not Recommended for New Designs

Product Preview 1.8 V PLL 1:10 Differential SDRAM MPC V PLL 1:10 Differential SDRAM MPC Clock Driver DATA SHEET

3.3V, 2.0GHz ANY DIFF. IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION

1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer ADCLK854

ATF20V8B. High Performance Flash PLD. Features. Block Diagram. Pin Configurations

Nine-Output 3.3 V Buffer

Features RX0+ RX0- RX1+ RX1- RX2+ RX2- RX3+ RX3- RCK+ RCK- PWRDWN

PI5USB1468 PI5USB1468A

PART OBSOLETE - USE PI3PCIE3442A

74VHC132 Quad 2-Input NAND Schmitt Trigger

High- Performance Flash PLD ATF16V8B. Features. Block Diagram. Pin Configurations

74VHC14 Hex Schmitt Inverter

PI6C GND REF_IN+ V TH V REF-AC REF_IN- Q0+ Q0- Q1+ Q1- VDD. 6 GHz / 12 Gbps Clock / Data Fanout Buffer with Internal Termination.

74ALVC132 Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inputs and 3.6V Tolerant Inputs and. and Outputs. General Description.

PI4IOE5V bit I 2 C-bus and SMBus low power I/O port with interrupt and reset

9P960. Pin Configuration. Recommended Application. Features/Benefits. Block Diagram ICS9P SSOP DATASHEET

Wireless Access Point Server/Storage DIFF1 DIFF2

CD4023BC Buffered Triple 3-Input NAND Gate

ICS8543I. Features. General Description. Pin Assignment. Block Diagram LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

PART OBSOLETE - USE PI3PCIE3242A


Low-Jitter Frequency Synthesizer with Selectable Input Reference MAX3673

16-megabit 2.5-volt or 2.7-volt DataFlash AT45DB161D

CD4010C Hex Buffers (Non-Inverting)

Low Power Multiclock Generator with XO AK8137A

PI3VDP411LS. Digital Video Level Shifter from AC Coupled Digital Video Input to a DVI/HDMI Transmitter. Features. Description

USB1T1102 Universal Serial Bus Peripheral Transceiver with Voltage Regulator

PART. *EP = Exposed pad. LVDS IN+ IN- PCB OR TWISTED PAIR. Maxim Integrated Products 1

Description. Features. Pin Configuration PI4IOE5V9539

DS1233A 3.3V EconoReset

24C08/24C16. Two-Wire Serial EEPROM. Preliminary datasheet 8K (1024 X 8)/16K (2048 X 8) General Description. Pin Configuration

XRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter

24AA16/24LC16B. 16K I 2 C Serial EEPROM. Device Selection Table. Description: Features: Package Types. Block Diagram. Temp. Ranges.

Remote 16-bit I/O expander for Fm+ I 2 C-bus with interrupt and reset. Description

Description. Block Diagram DDC_SCL DDC_SDA AUX+ AUX- TB_Rx_1(p) TB_Rx_1(n) CA_DET_Out. CA_DET_Out

DS1232 MicroMonitor Chip

IC S8745B- 21. Description. Features. Pin Assignment. Block Diagram 1:1 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR

Triangular spread spectrum profile for maximum EMI reduction (Si50122-A2) 2.5 V, 3.3 V Power supply. (2.0 x 2.5 mm) down spread outputs

UNISONIC TECHNOLOGIES CO., LTD

IDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO

Transcription:

Features Maximum rated frequency: 133 MHz Low cycle-to-cycle jitter Input to output delay, less than 200ps Internal feedback allows outputs to be synchronized to the clock input Spread spectrum compatible Operates at 3.3V V DD Space-saving Package: (Pb-free & Green available) - 16-Pin TSSOP (L) - 16-Pin SOIC (W) Description The PI6C2409-1H is a PLL based, zero-delay buffer, with the ability to distribute nine outputs of up to 133 MHz at 3.3V. All the outputs are distributed from a single clock input CLKIN and output OUT0 performs zero delay by connecting a feedback to PLL. PI6C2409-1H has two banks of four outputs that can be controlled by the selection inputs, SEL1 & SEL2. It also has a power sparing feature: when input SEL1 is 0 and SEL2 is 1, PLL is turned off and all outputs are referenced from CLKIN. PI6C2409-1H is available in high drive and industrial environment versions. An internal feedback on OUT0 is used to synchronize the outputs to the input; the relationship between loading of this signal and the outputs determines the input-output delay. PI6C2409-1H are characterized for both commercial and industrial operation Block Diagram Pin Configuration CLKIN SEL1 SEL2 PI6C2409-1H Decode Logic PLL MUX OUT0 1 OUTA1 OUTA1 2 OUTA2 OUTA2 3 OUTA3 VDD 4 OUTA4 OUTB1 OUTB2 OUTB3 OUTB4 CLKIN 5 OUTB1 6 OUTB2 7 SEL2 8 16-Pin W, L 16 15 14 13 12 11 10 9 OUT0 OUTA4 OUTA3 VDD OUTB4 OUTB3 SEL1 1 www.pericom.com 12/02/15

Input Select Decoding SEL2 SEL1 OUTA [1-4] OUTB [1-4] Output Source (OUT0) 0 0 3-State 3-State PLL ON 0 1 PLL 3-State PLL ON 1 0 CLKIN CLKIN CLKIN OFF 1 1 PLL PLL PLL ON PLL Pin Description Pin Signal Description 1 CLKIN Input clock reference frequency (weak pull-down) 2, 3, 14, 15 OUTA[1-4] Clock outputs, Bank A 4, 13 VDD 3.3V supply 5, 12 Ground 6, 7, 10,11 OUTB[1-4] Clock outputs, Bank B 8 SEL2 Select input, bit 2 (weak pull-up) 9 SEL1 Select input, bit 1 (weak pull-up) 16 OUT0 Clock Output, internal PLL feedback Zero-Delay and Skew Control CLKIN Input to OUTx Delay vs. Difference in Loading between OUT0 pin and OUTx pins 800 CLKIN - Input to OUTx Delay (ps) 600 400 200 0-200 -400-600 -800-900 -25-20 -15-10 -5 0 5 10 15 20 25 PI6C2409-1H -1000 Output Load Difference: OUT0 Load - OUTx Load (pf) The relationship between loading of the OUT0 signal and other outputs determines the input-output delay. Zero delay is achieved when all outputs, including feedback, are loaded equally. 2

Maximum Ratings (Above which useful life may be impaired. For user guidelines, not tested.) Storage Temperature... 65 C to +150 C Supply Voltage to Ground Potential... 0.5V to +4.6V DC Input Voltage... 0.5V to V DD +0.5V ESD Protection (Input)...2000 V min (HBM) Note: Stresses greater than those listed under MAXI- MUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Operating Conditions (V CC = 3.3V ±0.3V) Parameter Description Min. Max. Units V DD Supply Voltage 3.0 3.6 V Commercial Operating Temperature 0 70 T A ºC Industrial Operating Temperature -40 85 Load Capacitance, below 100 MHz 30 C L Load Capacitance, from 100 MHz to 133 MHz - 15 pf C IN Input Capacitance - 7 DC Electrical Characteristics for Industrial Temperature Devices Parameters Description Test Conditions Min. Max. Units V IL Input LOW Voltage 0.8 V IH Input HIGH Voltage 2.0 I IL Input LOW Current V IN = 0V 50.0 I IH Input HIGH Current V IN = V DD 125 V OL Output LOW Voltage I OL = 12mA 0.4 V OH Output HIGH Voltage I OH = 12mA 2.4 Bypass, PLL OFF SEL1 = 0, SEL2 = 1 1.0 I DD Unloaded outputs 100 MHz, Select inputs at Supply Current V DD or 62 Unloaded outputs 66 MHz, CLKIN 44 V µa V ma 3

AC Electrical Characteristics for Industrial Temperature Devices Parameters Name Test Conditions Min. Typ. Max. Units F O Output Frequency 30pF load 100 10.0 10pF load 133 MHz Duty Cycle (1) Measured at V DD/2, 40.0 60.0 F OUT = 66.67 MHz t DC 50 Duty Cycle (1) Measured at V DD /2V, 45.0 55.0 F OUT <50MHz % t R Rise Time (1) Measured between 0.8V and 2.0V 1.5 t F Fall Time (1) Measured between 0.8V and 2.0V 1.5 ns t SK(O) Output to Output Skew (1) All outputs equally loaded 250 t 0 Delay, CLKIN Rising Edge to OUT0 Rising Edge (1) Measured at V DD /2 0 ±350 ps t SK(D) Device-to-Device Skew (1) Measured at V DD /2 on OUT0 pins of devices 0 700 t SLEW Output Slew Rate (1) Measured between 0.8V & 2.0V on 1H device using Test Crt #2 1 V/ns t JIT Cycle-to-Cycle Jitter (1) Measured at 66.67 MHz, loaded 30pF load 250 ps t LOCK PLL Lock Time (1) Stable power supply, valid clocks presented on CLKIN pin 1.0 ms Note: 1. See Switching Waveforms on page 6. DC Electrical Characteristics for Commercial Temperature Devices Parameters Description Test Conditions Min. Max. Units V IL Input LOW Voltage - - 0.8 V IH Input HIGH Voltage - 2.0 - V I IL Input LOW Current V IN = 0V - 50 I IH Input HIGH Current V IN = V DD - 125 µa V OL Output LOW Voltage I OL = 12mA - 0.4 V OH Output HIGH Voltage I OH = 12mA 2.4 - V Bypass, PLL off SEL1 = 0 SEL2 = 1-1.0 Unloaded outputs, 66.67 MHz, - 39 I DD Select inputs at V DD or ma Supply Current Unloaded outputs 100 MHz - 54 Select Inputs @ V DD or 4

AC Electrical Characteristics for Commercial Temperature Devices Parameters Description Test Conditions Min. Typ. Max. Units F O Output Frequency 30pF load 100 10.0 10pF load 133 MHz Duty Cycle (1) Measured at V DD/2, 40.0 60.0 F O = 66.67 MHz t DC 50 Duty Cycle (1) Measured at V DD /2V, 45.0 55.0 F O <50 MHz % t R Rise Time (1) 1.5 Measured between 0.8V and 2.0V t F Fall Time (1) 1.5 ns t SK(O) Output to Output Skew (1) All outputs equally loaded 250 t 0 Delay, CLKIN Rising Edge to OUT0 Rising Edge (1) Measured at V DD /2 0 ±350 ps t SK(D) Device-to-Device Skew (1) Measured at V DD /2 on OUT0 pins of devices 0 700 t SLEW Output Slew Rate (1) Measured between 0.8V & 2.0V on 1H device using Test Crt #2 1 V/ns t JIT Cycle-to-Cycle Jitter (1) Measured at 66.67 MHz, loaded 30pF load 200 ps t LOCK PLL Lock Time (1) Stable power supply, valid clocks presented on CLKIN pin 1.0 ms Note: 1. See Switching Waveforms on page 6. 5

Switching Waveforms Duty Cycle Timing thigh tlow tdc = t high thigh+tlow All Outputs Rise/Fall Time OUTPUT 2.0V 0.8V tr 2.0V 0.8V tf 0V 3.3V Output-Output Skew OUTPUT OUTPUT tsk(o) Device-Device Skew OUTPUT Device 1 OUTPUT Device 2 tsk(d) Input-Output Propagation Delay INPUT OUTPUT t0 0.1µF V DD 0.1µF V DD 1k-ohm CLK out CLK out OUTPUTS OUTPUTS CLOAD 1k-ohm 10pF 0.1µF V DD 0.1µF V DD 6

Packaging Mechanical: 16-Pin TSSOP (L) DATE: 05/03/12 Notes: 1. Refer JEDEC MO-153F/AB 2. Controlling dimensions in millimeters 3. Package outline exclusive of mold flash and metal burr 12-0372 DESCRIPTION: 16-Pin, 173mil Wide TSSOP PACKAGE CODE: L DOCUMENT CONTROL #: PD-1310 REVISION: F 7

Packaging Mechanical: 16-Pin SOIC (W) DATE: 06/15/12 DESCRIPTION: 16-Pin, 150mil Wide SOIC PACKAGE CODE: W DOCUMENT CONTROL #: PD-1004 REVISION: F 2012-0398 Ordering Information Ordering Code Package Code Package Description Operating Range PI6C2409-1HLE L 16-pin, 173-mil Wide (TSSOP) Commercial PI6C2409-1HLEX L 16-pin, 173-mil Wide (TSSOP), Tape & Reel Commercial PI6C2409-1HLIE L 16-pin, 173-mil Wide (TSSOP) Industrial PI6C2409-1HLIEX L 16-pin, 173-mil Wide (TSSOP), Tape & Reel Industrial PI6C2409-1HWE W 16-pin, 150-mil Wide (SOIC) Commercial PI6C2409-1HWEX W 16-pin, 150-mil Wide (SOIC), Tape & Reel Commercial PI6C2409-1HWIE W 16-pin, 150-mil Wide (SOIC) Industrial PI6C2409-1HWIEX W 16-pin, 150-mil Wide (SOIC), Tape & Reel Industrial Notes: 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ 2. E = Pb-free and Green 3. Adding an X suffix = Tape/Reel Pericom Semiconductor Corporation 1-800-435-2336 8