Chapter 2. Boolean Expressions:

Similar documents
Combinational Logic Circuits

Experiment 4 Boolean Functions Implementation

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Chapter 3. Gate-Level Minimization. Outlines

2.6 BOOLEAN FUNCTIONS


Experiment 3: Logic Simplification

ELCT201: DIGITAL LOGIC DESIGN

Gate Level Minimization Map Method

Chapter 2 Boolean algebra and Logic Gates

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

ELCT201: DIGITAL LOGIC DESIGN

Unit-IV Boolean Algebra

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Binary logic. Dr.Abu-Arqoub

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Module -7. Karnaugh Maps

CS8803: Advanced Digital Design for Embedded Hardware

X Y Z F=X+Y+Z

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

MODULE 5 - COMBINATIONAL LOGIC

Combinational Logic & Circuits

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

CprE 281: Digital Logic

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

1. Mark the correct statement(s)

Digital Logic Lecture 7 Gate Level Minimization

Boolean Analysis of Logic Circuits

IT 201 Digital System Design Module II Notes

Chapter 2 Combinational Logic Circuits

Digital logic fundamentals. Question Bank. Unit I

Combinational Circuits Digital Logic (Materials taken primarily from:

Chapter 6. Logic Design Optimization Chapter 6

Lecture (05) Boolean Algebra and Logic Gates

Standard Forms of Expression. Minterms and Maxterms

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Chapter 2. Boolean Algebra and Logic Gates

Combinational Logic Circuits

Combinational Logic Circuits Part III -Theoretical Foundations

Summary. Boolean Addition

UNIT II. Circuit minimization

Introduction to Computer Architecture

Lecture 5. Chapter 2: Sections 4-7

Gate Level Minimization

Computer Science. Unit-4: Introduction to Boolean Algebra

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

A graphical method of simplifying logic

DKT 122/3 DIGITAL SYSTEM 1

CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN Lecture Notes

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

Boolean Algebra and Logic Gates

Gate-Level Minimization

Chapter 3. Boolean Algebra and Digital Logic

Chapter 2: Combinational Systems

Chapter 2 Combinational

Chap-2 Boolean Algebra

Specifying logic functions

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Announcements. Chapter 2 - Part 1 1

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Gate-Level Minimization

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Simplification of Boolean Functions

Chapter 2 Combinational Logic Circuits

Lecture (04) Boolean Algebra and Logic Gates

Lecture (04) Boolean Algebra and Logic Gates By: Dr. Ahmed ElShafee

2.1 Binary Logic and Gates

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

CS February 17

Ch. 5 : Boolean Algebra &

Variable, Complement, and Literal are terms used in Boolean Algebra.

A B AB CD Objectives:

ENGIN 112 Intro to Electrical and Computer Engineering

Simplification of Boolean Functions

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

Chapter 3 Simplification of Boolean functions

CMPE223/CMSE222 Digital Logic

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER

Gate-Level Minimization

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

CS470: Computer Architecture. AMD Quad Core

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

EEE130 Digital Electronics I Lecture #4_1

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

QUESTION BANK FOR TEST

DIGITAL CIRCUIT LOGIC UNIT 7: MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

All arithmetic operations performed with Boolean quantities have but one of two possible

ECE380 Digital Logic

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Designing Computer Systems Boolean Algebra

ENGIN 112. Intro to Electrical and Computer Engineering

Code No: 07A3EC03 Set No. 1

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic


BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

DIGITAL ELECTRONICS. P41l 3 HOURS

Transcription:

Chapter 2 Boolean Expressions: A Boolean expression or a function is an expression which consists of binary variables joined by the Boolean connectives AND and OR along with NOT operation. Any Boolean expression can be expressed in two forms: a) Canonical form b) Standard form Canonical Form: An expanded form of Boolean expression, where each term contains all Boolean variables in their true or complemented form, is known as the canonical form of the expression. a) Sum of minterms: Any Boolean function can be expressed as a sum of minterms expression. A minterm is a standard product which consists of all variables in either complemented or un-complemented form for which the output is 1. For example, is a sum of minterms expression with three variables. b) Product of maxterms: Any Boolean function can be expressed as a product of maxterms expression. A maxterm is a standard sum which consists of all variables in either complemented or un-complemented form for which the output is 0. For example, is a product of maxterms expression with three variables. Standard Form: A simplified form of a Boolean expression which may consist of one or more number of variables in each term in either complemented or un-complemented form, is known as Standard form of the expression.

a) Sum of Products (SOP): The sum of products is a Boolean expression containing AND terms, called Product terms, of one or more literals each; the sum denotes the ORing of these terms. For example, is a SOP expression with three variables. b) Product of Sums (POS): It is a Boolean expression containing OR terms called Sum terms and the product denotes the ANDing of these terms. is a POS expression with three variables. ** Canonical form is obtained when a function is taken from a truth table. When implementing a Boolean function with gates, standard form is preferred. Logic Diagrams and Truth Tables: A Boolean expression can be derived either from a logic diagram or from a truthtable. Similarly, from a Boolean expression, a logic diagram or a truth table can be obtained. Boolean algebra: Boolean algebra is an algebraic structure defined on a set of elements B together with two binary operators + and provided the following postulates are satisfied: 1. a) Closure with respect to the operator +. b) Closure with respect to the operator. 2. a) An identity element with respect to +, designated by 0: b) An identity element with respect to, designated by 1:. 3. a) Commutative with respect to +: b) Commutative with respect to : 4. a) is distributive over +: b) + is distributive over :

5. For every element there exists an element (complement of ) such that and Boolean Laws & Theorems: Duality Principle: It states that every algebraic expression deducible from the postulates of Boolean algebra remains valid if the operators and identity elements are interchanged. If the dual of an algebraic expression is desired, OR and AND operators are interchanged and 1 s are replaced by 0 s and 0 s by 1 s. DeMorgan s Theorem: Absorption Theorem: Simplification of SOP and POS expressions using theorems: The Boolean functions can be simplified by using appropriate Boolean laws and theorems. Examples: Simplify the following functions using Boolean laws and theorems: 1. Sol: 2.

Sol: 3. Sol: Simplification using K-maps: A Karnaugh map is a graphical representation of the logic system. It can be drawn directly from either minterm (sum-of-products) or maxterm (product-of-sums) Boolean expressions. Drawing a Karnaugh map from the truth table involves an additional step of writing the minterm or maxterm expression depending upon whether it is desired to have a minimized sum-of-products or a minimized product of sums expression. An n-variable Karnaugh map has 2 n squares, and each possible input is allotted a square. In the case of a minterm Karnaugh map, 1 is placed in all those squares for which the output is 1, and 0 is placed in all those squares for which the output is 0. 0s are omitted for simplicity. An X is placed in squares corresponding to don t care conditions. a) Two Variable K-map: i) Sum of minterms representation ii) Product of maxterms representation b) Three Variable K-map:

i) Sum of minterms representation ii) Product of maxterms representation c) Four Variable K-map: i) Sum of minterms representation ii) Product of maxterms representation d) Five Variable K-map:

Simplification Algorithm: Simplification of logical functions using K-maps is based on the principle of combining terms in adjacent cells. Two cells are said to be adjacent if they differ in only one variable. 1. Identify the ones which cannot be combined with any other ones and encircle them. These are called essential prime implicants. 2. Identify the ones that can be combined in groups of two in only one way. Encircle them. 3. Identify the ones that can be combined with three other ones, to make a group of four adjacent ones, in only one way. Encircle such group of ones. 4. Identify the ones that can be combined with seven other ones, to make a group of eight adjacent ones, in only one way. Encircle them. 5. After identifying the essential groups of 2, 4, and 8 ones, if there still remain some ones which have not been encircled, then these are to be combined with each other or with other already encircled ones. Examples: 1. Simplify the Boolean function Sol: 2.

3. 4.

5. 6. Universal Gates OR, AND and NOT gates are the three basic logic gates as they together can be used to construct the logic circuit for any given Boolean expression. NOR and NAND gates have the property that they individually can be used to hardware-implement a logic circuit corresponding to any given Boolean expression. That is, it is possible to use either only NAND gates or only NOR gates to implement any Boolean expression. This is so because a combination of NAND gates or a combination of NOR gates can be used to perform functions of any of the basic logic gates. It is for this reason that NAND and NOR gates are universal gates.

Implementation of gates using NAND gates a) NOT gate: b) AND gate: c) OR gate: d) NOR gate: e) Ex-OR gate: f) Ex-NOR gate:

Implementation of gates using NOR gates a) NOT gate: b) AND gate: c) OR gate: d) NAND gate: e) Ex-OR gate: f) Ex-NOR gate:

Multilevel Implementation: Multi level NAND or NOR implementation of a Boolean circuit can be achieved by replacing each gate in the circuit with the NAND or NOR equivalent circuits respectively. With this type of implementation, very large propagation delay is achieved and only two input gates are required. NAND Implementation: By replacing each gate in the circuit with the NAND equivalent, multi level NAND circuit is achieved. When two single input NAND gates (inverters) are in series, they can be removed. Example: NOR Implementation: By replacing each gate in the circuit with the NOR equivalent, multi level NOR circuit is achieved. When two single input NOR gates (inverters) are in series, they can be removed.

Example: