systems such as Linux (real time application interface Linux included). The unified 32-

Similar documents
ARM Cortex core microcontrollers 3. Cortex-M0, M4, M7

Choosing a Micro for an Embedded System Application

ARM Processors for Embedded Applications

Course Introduction. Purpose: Objectives: Content: Learning Time:

7. Discuss the hardware signals and superscalar architecture of Pentium BTL 2 Understand

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

ECE 471 Embedded Systems Lecture 2

Product Technical Brief S3C2412 Rev 2.2, Apr. 2006

ECE 471 Embedded Systems Lecture 2

Chapter 5. Introduction ARM Cortex series

Quick Reference Card. Timing and Stack Verifiers Supported Platforms. SCADE Suite 6.3

Product Technical Brief S3C2413 Rev 2.2, Apr. 2006

32-Bit TC1767. Data Sheet. Microcontrollers. 32-Bit Single-Chip Microcontroller V

Product Technical Brief S3C2440X Series Rev 2.0, Oct. 2003

Siemens' C161 - Enter the 16-bit family of Microcontrollers with revolutionary price/performance ratio

VALLIAMMAI ENGINEERING COLLEGE

Computer Hardware Requirements for ERTSs: Microprocessors & Microcontrollers

General Purpose Signal Processors

Nios Soft Core Embedded Processor

Embedded Systems. Read pages

REAL TIME DIGITAL SIGNAL PROCESSING

Embedded Systems: Architecture

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

NXP Unveils Its First ARM Cortex -M4 Based Controller Family

Hello and welcome to this Renesas Interactive module that provides an architectural overview of the RX Core.

Designing with STM32F2x & STM32F4

Processor and Peripheral IP Cores for Microcontrollers in Embedded Space Applications

EEMBC s Automotive/Industrial Microprocessor Benchmarks. June 4, 2004

CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1

ECE 471 Embedded Systems Lecture 3

The Nios II Family of Configurable Soft-core Processors

REAL TIME DIGITAL SIGNAL PROCESSING

FPQ9 - MPC8360E implementation

High-Performance 32-bit

ECE 471 Embedded Systems Lecture 2

32-Bit TC1791. Data Sheet. Microcontrollers. Microcontroller. 32-Bit Single-Chip Microcontroller V

Copyright 2016 Xilinx

Nitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications

Systems in Silicon. Converting Élan SC400/410 Design to Élan SC520

CONTACT: ,

EE 354 Fall 2015 Lecture 1 Architecture and Introduction

Universität Dortmund. ARM Architecture

picojava I Java Processor Core DATA SHEET DESCRIPTION

Classification of Semiconductor LSI

INTEL Architectures GOPALAKRISHNAN IYER FALL 2009 ELEC : Computer Architecture and Design

ATmega128. Introduction

BASIC INTERFACING CONCEPTS

SA-1500: A 300 MHz RISC CPU with Attached Media Processor*

Am186ER/Am188ER AMD continues 16-bit innovation

Digital Signal Processor Core Technology

AVR XMEGA Product Line Introduction AVR XMEGA TM. Product Introduction.

PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.

Module Introduction! PURPOSE: The intent of this module, 68K to ColdFire Transition, is to explain the changes to the programming model and architectu

INTELLIGENCE PLUS CHARACTER - THAT IS THE GOAL OF TRUE EDUCATION UNIT-I

Ali Karimpour Associate Professor Ferdowsi University of Mashhad

1. Microprocessor Architectures. 1.1 Intel 1.2 Motorola

An introduction to DSP s. Examples of DSP applications Why a DSP? Characteristics of a DSP Architectures

Ali Karimpour Associate Professor Ferdowsi University of Mashhad

Infineon C167CR microcontroller, 256 kb external. RAM and 256 kb external (Flash) EEPROM. - Small single-board computer (SBC) with an

Introduction to Microcontrollers

MaanavaN.Com CS1202 COMPUTER ARCHITECHTURE

SAE5C Computer Organization and Architecture. Unit : I - V

4. Hardware Platform: Real-Time Requirements

Informatics for industrial applications

XC Bit Single-Chip Microcontroller with C166SV2 Core Volume 1 (of 2): System Units. Microcontrollers. User s Manual, V2.2, Jan.

ARDUINO MEGA INTRODUCTION

PRODUCT PREVIEW TNETV1050 IP PHONE PROCESSOR. description

ecog1kg Microcontroller Product Brief

REAL TIME DIGITAL SIGNAL PROCESSING

ELC4438: Embedded System Design Embedded Processor

Product Technical Brief S3C2416 May 2008

A Fast Powertrain Microcontroller. Erik Norden, Patrick Leteinturier, Jens Barrenscheen, Klaus Scheibert, Frank Hellwig. Steering.

ECE 1160/2160 Embedded Systems Design. Midterm Review. Wei Gao. ECE 1160/2160 Embedded Systems Design

Basic Components of Digital Computer

Embedded Systems Lab Lab 1 Introduction to Microcontrollers Eng. Dalia A. Awad

,1752'8&7,21. Figure 1-0. Table 1-0. Listing 1-0.

FCQ2 - P2020 QorIQ implementation

XE166 Family AP Application Note. Microcontrollers. X E D r i v e C a r d H a r d w a r e D e s c r i p t i o n Board REV.

Hercules ARM Cortex -R4 System Architecture. Processor Overview

AVR XMEGA TM. A New Reference for 8/16-bit Microcontrollers. Ingar Fredriksen AVR Product Marketing Director

Hi Hsiao-Lung Chan, Ph.D. Dept Electrical Engineering Chang Gung University, Taiwan

Babu Madhav Institute of Information Technology, UTU

WS_CCESSH-OUT-v1.00.doc Page 1 of 8

Hello, and welcome to this presentation of the STM32L4 System Configuration Controller.

FIFTH SEMESTER B.TECH DEGREE EXAMINATION MODEL TEST QUESTION PAPER, NOVEMBER CS 305: Microprocessor and Microcontrollers PART A

In this tutorial, we will discuss the architecture, pin diagram and other key concepts of microprocessors.

EMBEDDED MICROCONTROLLERS AND PROCESSOR DESIGN

Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices,

UAD2 + Universal Access Device2 plus

Offering compact implementation of sophisticated, high-performance telematics products and industrial equipment, and short development times

Input/Output Systems

Systemy RT i embedded Wykład 5 Mikrokontrolery 32-bitowe AVR32, ARM. Wrocław 2013

15CS44: MICROPROCESSORS AND MICROCONTROLLERS. QUESTION BANK with SOLUTIONS MODULE-4

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

Product Info Package V1.0 AUDO-NG TC1762

Welcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to

CISC RISC. Compiler. Compiler. Processor. Processor

Storage I/O Summary. Lecture 16: Multimedia and DSP Architectures

The World Leader in High Performance Signal Processing Solutions. DSP Processors

MCF548X Family Integrated Microprocessor Product Brief

Transcription:

1.0 INTRODUCTION The TC1130 is a highly integrated controller combining a Memory Management Unit (MMU) and a Floating Point Unit (FPU) on one chip. Thanks to the MMU, this member of the 32-bit TriCoreTM family supports operating systems such as Linux (real time application interface Linux included). The unified 32- bit TriCore architecture combines RISC, CISC and DSP functionality in a single chip. An advanced set of on-chip communication peripherals makes this microcontroller ideal for highly integrated applications such as programmable logic controller (PLCs), highend drives, industrial field bus controllers and communication devices. It ensures design flexibility by providing integrated support for increasingly popular interfaces such as Ethernet and USB (universal serial bus). It also supports 4 CAN nodes. 1.1 CPU ARCHITECTURE The TC1130 is built upon Infineon s Tricore Architecture. This means that there are on-chip peripheral units as to make this processor what is called an embedded processor. The processor can run up to 150 MHz maximum clock speed, features a Floating Point Unit (FPU), and a Memory Management Unit (MMU). It

also features some on-die memory. It can be categorized as 32-bit load/store Harvard architecture with 128-bit instruction/256-bit data bus width. The TC1130 is packaged in a P-LBGA-208 package. 1.2 PROGRAMMING MODEL As mentioned, the TC1130 is based on Harvard architecture and is a RISC processor. Thus, various data formats can be used which include: bit, 8-bit byte, 16-bit half word, 32-bit word, and 64-bit double word data formats. Also featured are circular buffer and bit-reverse addressing modes for DSP algorithms, programmable priority of the DMA sub-block on the bus interfaces, full 32-bit addressing capability of each DMA channel and hardware controlled context switch for task switch and interrupts. Critical tasks are handled by trap service (non-maskable interrupt). The processor has 16 address and 16 data registers, supports Super-scalar execution with 3 parallel pipelines, multiple instruction issuing (up to 3 instructions per clock), memory protection and a tightly-coupled FPU unit. 4 GB of RAM are addressable. 1.3 CACHES AND MEMORY MANAGEMENT The unit features integrated on-chip memory made of: 28 KBytes data memory (SPRAM) 32 KBytes code memory (SPRAM) 16 KBytes instruction cache (ICACHE) 4 KBytes data cache (DCACHE) 64 KBytes SRAM Data Memory Unit (DMU) 16 KBytes boot ROM

A Memory Management Unit (MMU) is also present. 1.4 PERIPHERALS The TriCore architectures offers some on-chip peripheral units as mentioned earlier Three asynchronous/synchronous serial channels (ASC0/1/2) with baudrate generator, parity, framing and overrun error detection, and IrDA data transmission. 8 byte data buffer (FIFO with depth of 8) for each ASC Two high speed synchronous serial channels (SSC0/1) with programmable data length and shift direction. 4 byte data buffer (FIFO with depth of 4) for each SSC One inter IC (IIC) serial module with two channels USB module with compliance to USB specification revision 1.1, with support for 1.5 Mbit/s to 12 Mbit/s devices Two high speed Micro Link interfaces (MLI0/1) for controller communication and emulation One multifunctional general purpose timer unit (GPTU) with three 32-bit timer/counters Two capture and compare unit 6 (CCU6) for PWM signal generation 3-channel, 16-bit capture and compare unit 1-channel, 16-bit compare unit One MultiCAN module with four CAN nodes and 128 message buffers for high efficiency data handling

Fast Ethernet controller with 10/100 Mbit/s MII-based physical devices support Individually programmable operation modes for each DMA channel 1.5 DEVELOPMENT TOOLS SK-TC1130 (see Picture) Dave (intelligent wizards, that help to configure the chip). TriLib : algorithms that cover most commonly used DSP and mathematical functions: Complex arithmetic, Vector arithmetic, Finite impulse response (FIR) filters, Infinite impulse response (IIR) filters, Adaptive filters, Mathematical functions, Matrix functions, Statistical functions, Fast Fourier transforms (FFT), Discrete cosine transforms (DCT) Embedded Linux GNU Tool Chain 1.6 OPERATING SYSTEMS