Pentium Processor Compatible Clock Synthesizer/Driver for ALI Aladdin Chipset

Similar documents
100-MHz Pentium II Clock Synthesizer/Driver with Spread Spectrum for Mobile PCs

133-MHz Spread Spectrum Clock Synthesizer/Driver with AGP, USB, and DRCG Support

A 4 A 3 A 2 ROW DECODER 64K x 16 RAM Array I/O 1 I/O X 2048 I/O 9 I/O 16

I/O 0 I/O 7 WE CE 2 OE CE 1 A17 A18

4-Mbit (512K x 8) Static RAM

NB2304A. 3.3V Zero Delay Clock Buffer

64K x 32 Static RAM Module

Frequency Generator for Pentium Based Systems

ASM5P2308A. 3.3 V Zero-Delay Buffer

Freescale Semiconductor, I

MPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND

Description OUT0 1 OUTA1 OUTA1 2 OUTA2 3 OUTA3 OUTA4 OUTB1 6 OUTB2 7 OUTB2 OUTB3 OUTB4. All trademarks are property of their respective owners.

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

1-Mbit (64K x 16) Static RAM

133-MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs

2-Mbit (128K x 16) Static RAM

SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

256K x 18 Synchronous 3.3V Cache RAM

SM Features. General Description. Applications. Block Diagram

NB2308A. 3.3 V Zero Delay Clock Buffer

EZ-USB NX2LP USB 2.0 NAND Flash Controller

NB2308A. 3.3 V Zero Delay Clock Buffer

12-Mbit (512 K 24) Static RAM

SM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.

PI6C20800S. PCI Express 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration. Block Diagram

Features. Applications

Clock Generator for PowerQUICC and PowerPC Microprocessors and

PI6C20400A. 1:4 Clock Driver for Intel PCIe Chipsets. Features. Description. Pin Configuration. Block Diagram

PI6C :4 Clock Driver for Intel PCI Express Chipsets. Features. Description. Block Diagram. Pin Configuration

3.3V ZERO DELAY CLOCK BUFFER

PI6C20800B. PCI Express 3.0 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration (48-Pin TSSOP)

T1/E1 CLOCK MULTIPLIER. Features

128K x 36 Synchronous-Pipelined Cache RAM

1-Mbit (64K x 16) Static RAM

Features. Applications

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

A product Line of Diodes Incorporated. Description OUT0 OUT0# OUT1 OUT1# OUT2 OUT2# OUT3 OUT3#

1.8V to 3.3V LVCMOS High Performance Clock Buffer Family

4-Mbit (256K x 16) Static RAM

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

1.8V/3.0V Single-PLL Clock Generator

PI6C182B. Precision 1-10 Clock Buffer. Features. Description. Diagram. Pin Configuration

Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

LVDS Crystal Oscillator (XO)

2K x 16 Dual-Port Static RAM

XRD87L85 Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter

1.8V/3.0V Single-PLL Clock Generator AK8150C

EZ-USB NX2LP USB 2.0 NAND Flash Controller

Features. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices

100 MHz LVDS Clock Generator

4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

ICS Frequency Generator and Integrated Buffer. Integrated Circuit Systems, Inc. General Description. Applications.

Nine-Output 3.3 V Buffer

OBSOLETE PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram

FIN1101 LVDS Single Port High Speed Repeater

DATA SHEET. Features. General Description. Block Diagram

Features. Applications

74VCX00 Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram. 100MHz PCI-Express 0 100MHz PCI-Express 1 100MHz PCI-Express 2

PI6CEQ PCIe Gen2 / Gen3 Buffer. Features. Description. Applications. Block Diagram. Pin Configuration (20-Pin TSSOP & 20-Pin QSOP)

Features. Applications. MIC4126/27/28 Block Diagram

XRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter

Wireless Access Point Server/Storage DIFF1 DIFF2

PI6LC48L0201A 2-Output LVDS Networking Clock Generator

Features. Applications

FTG for Intel Pentium 4 CPU and Chipsets

Pin Configuration and Selector Guide appear at end of data sheet. Typical Operating Circuits

3.3V, 2.0GHz ANY DIFF. IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION

Two Outputs Clock Generator AK8146B

UNISONIC TECHNOLOGIES CO., LTD

DS1215. Phantom Time Chip FEATURES PIN ASSIGNMENT PIN DESCRIPTION

DSC2033. Low-Jitter Configurable Dual LVDS Oscillator. General Description. Features. Block Diagram. Applications

Register Programmable Clock Generator AK8141

CAP+ CAP. Loop Filter

FIN1102 LVDS 2 Port High Speed Repeater

MIC705/706/707/708. General Description. Features. Applications. Typical Application. µp Supervisory Circuit

HM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM

Programmable Threshold Comparator Data Sheet

CAT28C17A 16K-Bit CMOS PARALLEL EEPROM

74F00 Quad 2-Input NAND Gate

Low Voltage, 10-Bit Digital Temperature Sensor in 8-Lead MSOP AD7314

USB Port MTT Hub

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

FIN3385 FIN3383 Low Voltage 28-Bit Flat Panel Display Link Serializers

MIC1832. General Description. Features. Applications. Typical Application


Mobile Pentium II TM System Clock Chip ICS DATASHEET

Features MIC2551A VBUS R S. 1.5k D+ D GND VM D SPD SUS GND. Typical Application Circuit

ESMT M24L416256SA. 4-Mbit (256K x 16) Pseudo Static RAM. Features. Functional Description. Logic Block Diagram

USB Port MTT Hub

144-Mbit QDR -II SRAM 2-Word Burst Architecture

2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243

PTN3310/PTN3311 High-speed serial logic translators

Low Power Multiclock Generator with XO AK8137A

PCA bit multiplexed/1-bit latched 5-bit I 2 C EEPROM DIP switch

Transcription:

1CY 225 7 fax id: 3517 Features Multiple clock outputs to meet requirements of ALI Aladdin chipset Six CPU clocks @ 66.66 MHz, 60 MHz, and 50 MHz, pin selectable Six PCI clocks (CPUCLK/2) Two Ref. clocks @ 14.318 MHz CPU clock jitter < 250 ps cycle-to-cycle Low skew outputs < 250 ps between CPU clocks < 500 ps between PCI clocks < 750 ps between CPU clocks and PCI clocks Output duty cycle 40% min. to 60% max. Test mode support 3.3V operation CMOS technology Functional Description The CY2257 is an integrated Clock Synthesizer/Driver chip with multiple output clocks. The device is specifically designed CY2257 Pentium Processor Compatible Clock Synthesizer/Driver for ALI Aladdin Chipset for the ALI Aladdin chipset, which consists of the M1511, M1512, and M1513. The CY2257 outputs six copies of the CPU clock at frequencies of 50, 60, and 66.66 MHz, pin-selectable by the Select signals, S1 and S0. Additional outputs include six synchronous PCI clocks, each running at half the CPUCLK frequency, and two copies of the Reference clock at 14.318 MHz. All outputs are three-stateable, and are controlled by an active-high OE (Output Enable) pin. Additionally, all outputs are capable of driving high-capacitance loads, thus eliminating the need for external buffers. The CY2257 has low-skew outputs(< 250 ps between the CPU clocks, < 500 ps between the PCI clocks). In addition, the CY2257 CPU clock outputs have less than 250 ps cycle-to-cycle jitter. Finally, both the PCI and CPU clock outputs meet the 1V/ns slew rate requirement of a Pentium processor-based system. The CY2257 accepts a 14.318 MHz reference signal as its input, and uses it to generate the CPU and PCI clocks from a single PLL. The CY2257 runs off a 3.3V supply. Logic Block Diagram OE XTALIN XTALOUT S0 S1 14.318 MHz 2 CPU PLL ROM 2:1 (14.318MHz) REF1(14.318MHz) CPUCLK0 CPUCLK1 CPUCLK2 CPUCLK3 CPUCLK4 CPUCLK5 Pin Configuration Top View SOIC XTALIN XTALOUT OE CPUCLK0 CPUCLK1 CPUCLK2 CPUCLK3 S1 S0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 REF1 CPUCLK5 CPUCLK4 5 4 3 2 1 0 2 2257 2 0 Pentium is a trademark of Intel Corporation. Aladdin is a trademark of Acer Laboratories Inc. 1 2 3 4 5 2257 1 Cypress Semiconductor Corporation 3901 North First Street San Jose CA 95134 408-943-2600 June 1995 Revised June 12, 1997

Pin Summary Name Number Description 1 Digital voltage supply XTALIN [1] 2 Reference crystal input XTALOUT [1] 3 Reference crystal feedback 4 Ground OE 5 Output Enable, Active HIGH CPUCLK0 6 CPU clock output CPUCLK1 7 CPU clock output 8 Digital voltage supply CPUCLK2 9 CPU clock output CPUCLK3 10 CPU clock output 11 Ground S1 12 CPU clock select input, bit 1 S0 13 CPU clock select input, bit 0 14 Digital voltage supply 0 15 PCI clock output 1 16 PCI clock output 17 Ground 2 18 PCI clock output 3 19 PCI clock output 20 Digital voltage supply 4 21 PCI clock output 5 22 PCI clock output 23 Ground CPUCLK4 24 CPU clock output CPUCLK5 25 CPU clock output 26 Digital voltage supply REF1 27 Reference clock output (14.318 MHz) 28 Reference clock output (14.318 MHz) Notes: 1. For best accuracy, use a parallel-resonant crystal, assume C LOAD = 17 pf. 2

Function Table OE S0 S1 XTALIN Input CPUCLK [0:5] [0:5] Ref. Clock Output 0 0 0 14.318 MHz High-Z High-Z High-Z 0 0 1 14.318 MHz High-Z High-Z High-Z 0 1 0 14.318 MHz High-Z High-Z High-Z 0 1 1 TCLK [2] High-Z High-Z High-Z 1 0 0 14.318 MHz 50 MHz 25 MHz 14.318 MHz 1 0 1 14.318 MHz 60 MHz 30 MHz 14.318 MHz 1 1 0 14.318 MHz 66.66 MHz 33.33 MHz 14.318 MHz 1 1 1 TCLK [2] TCLK/2 TCLK/4 TCLK Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested.) Supply Voltage... 0.5 to +7.0V Input Voltage... 0.5V to +0.5 Storage Temperature (Non-Condensing)... 65 C to +150 C Max. Soldering Temperature (10 sec)... +260 C Junction Temperature... +150 C Operating Range Ambient Temperature 0 C T AMBIENT 70 C 3.3V ± 5% Operating Conditions [3] Parameter Description Min. Max. Unit Supply Voltage 3.135 3.465 V T A Ambient Temperature 0 70 C C L Max. Capacitive Load on pf CPUCLK REF1 20 30 30 15 f (REF) Reference Frequency, Oscillator Nominal Value 14.318 14.318 MHz Electrical Characteristics Over the Operating Range Parameter Description Test Conditions Min. Max. Unit V OH HIGH-level Output Voltage = Min. I OH = 6 ma CPUCLK 2.4 V I OH = 12 ma, I OH = 8 ma REF1 V OL LOW-level Output Voltage = Min. I OL = 6 ma CPUCLK 0.4 V I OL = 12 ma, I OL = 8 ma REF1 V IH HIGH-level Input Voltage Except Crystal Inputs 2.0 V V IL LOW-level Input Voltage Except Crystal Inputs 0.8 V I IH Input HIGH Current V IH = 0.5V 5 +5 µa I IL Input LOW Current V IL = 0.5V 5 +5 µa I OZ Output Leakage Current Three-state outputs 10 +10 µa I DD Power Supply Current = 3.465, V IN = 0 or 90 ma Notes: 2. TCLK is a test clock on the XTALIN input during test mode. 3. Electrical parameters are guaranteed with these operating conditions. 3

Switching Characteristics [4] Parameter Output Name Description Min. Max. Unit t 1 All Output Duty Cycle [5] t 1 = t 1A t 1B 40% 60% t 2 CPUCLK, Output Slew Rate 0.4 2.4V 1 V/ns t 3, REF1 Rise Time 20% 80% of 4 ns t 4, REF1 Fall Time 20% 80% of 4 ns t 5 CPUCLK CPU Skew CPU-CPU clock skew 250 ps t 6 PCI Skew PCI-PCI clock skew 500 ps t 7 CPUCLK, CPU-PCI Skew CPU to PCI clock skew 750 ps t 8 CPUCLK Cycle-Cycle Clock Jitter Clock jitter 250 ps Notes: 4. All parameters specified with outputs fully loaded. 5. Duty cycle is measured at 1.5V. Switching Waveforms Duty Cycle Timing t 1A t 1B 1.5V 1.5V 1.5V 2257 3 All Outputs Rise/Fall Time OUTPUT 2.4V 2.4V 0.4V 0.4V t 2 t3 t 2 t 4 2257 4 3.3V 0V 4

Switching Waveforms (Continued) CPU CPU Clock Skew CPUCLK 1.5V CPUCLK 1.5V t 5 2257 5 PCI PCI Clock Skew 1.5V 1.5V t 6 2257 6 CPU PCI Clock Skew CPUCLK 1.5V 1.5V t 7 2257 7 5

Test Circuit 1 26 4 23 8 20 11 17 14 OUTPUTS C LOAD Note: All capacitors should be placed as close to each pin as pos Ordering Information Package Operating Ordering Code Name Package Type Range CY2257 S21 28-Pin SOIC Commercial Document #: 38-00462-A 6

Package Diagram 28-Lead (300-Mil) Molded SOIC S21 Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.