LOGIC CIRCUITS. Kirti P_Didital Design 1

Similar documents
COMBINATIONAL LOGIC CIRCUITS

Chapter 4. Combinational Logic. Dr. Abu-Arqoub

Simplification of Boolean Functions

Binary Addition. Add the binary numbers and and show the equivalent decimal addition.

R10. II B. Tech I Semester, Supplementary Examinations, May

Chapter 4. Combinational Logic

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Code No: R Set No. 1

Chapter 2 Combinational Logic Circuits

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

Code No: R Set No. 1

Combinational Logic. Prof. Wangrok Oh. Dept. of Information Communications Eng. Chungnam National University. Prof. Wangrok Oh(CNU) 1 / 93

Code No: 07A3EC03 Set No. 1

1. Mark the correct statement(s)

Chap.3 3. Chap reduces the complexity required to represent the schematic diagram of a circuit Library

Gate Level Minimization Map Method

Code No: R Set No. 1

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

CO Computer Architecture and Programming Languages CAPL. Lecture 9

Chapter 3 Simplification of Boolean functions


2008 The McGraw-Hill Companies, Inc. All rights reserved.

60-265: Winter ANSWERS Exercise 4 Combinational Circuit Design



Korea University of Technology and Education

Digital Fundamentals. CHAPTER 2 Number Systems, Operations, and Codes

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

Chapter Three. Digital Components

Chapter 2 Combinational

DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 3 DLD P VIDYA SAGAR

Review: Standard forms of expressions

Combinational Logic Circuits

Combinational Circuits

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

A B AB CD Objectives:

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Computer Organization

Combinational Logic with MSI and LSI

Chapter 3: part 3 Binary Subtraction

DKT 122/3 DIGITAL SYSTEM 1

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-II COMBINATIONAL CIRCUITS

Gate-Level Minimization

CSE303 Logic Design II Laboratory 01

Switching Theory & Logic Design/Digital Logic Design Question Bank

CS 121 Digital Logic Design. Chapter 1. Teacher Assistant. Hadeel Al-Ateeq

Chapter 4 Arithmetic Functions

TWO-LEVEL COMBINATIONAL LOGIC

NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

QUESTION BANK FOR TEST

IT 201 Digital System Design Module II Notes

(ii) Simplify and implement the following SOP function using NOR gates:

R07

SE311: Design of Digital Systems

Chapter 4 Combinational Logic

END-TERM EXAMINATION

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

Hybrid Electronics Laboratory

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

DIGITAL ARITHMETIC: OPERATIONS AND CIRCUITS

Contents. Chapter 3 Combinational Circuits Page 1 of 34

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

Combinational Logic Use the Boolean Algebra and the minimization techniques to design useful circuits No feedback, no memory Just n inputs, m outputs

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

Gate Level Minimization

Lecture (03) Binary Codes Registers and Logic Gates

Chapter 1. Digital Systems and Binary Numbers

Digital Systems and Binary Numbers

Digital Systems and Binary Numbers


VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE

Philadelphia University Student Name: Student Number:

SWITCHING THEORY AND LOGIC CIRCUITS

Chapter 3. Gate-Level Minimization. Outlines

Unit-IV Boolean Algebra

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Binary Adders: Half Adders and Full Adders

Computer Logical Organization Tutorial

Digital Logic Design. Outline

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

(+A) + ( B) + (A B) (B A) + (A B) ( A) + (+ B) (A B) + (B A) + (A B) (+ A) (+ B) + (A - B) (B A) + (A B) ( A) ( B) (A B) + (B A) + (A B)

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Experiment 7 Arithmetic Circuits Design and Implementation

Injntu.com Injntu.com Injntu.com R16

Experiment 3: Logic Simplification

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

CDA 3103 Computer Organization Exam 1 (Sep. 22th, 2014)

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

Transcription:

LOGIC CIRCUITS Kirti P_Didital Design 1

Introduction The digital system consists of two types of circuits, namely (i) Combinational circuits and (ii) Sequential circuit A combinational circuit consists of logic gates, where outputs are at any instant and are determined only by the present combination of inputs without regard to previous inputs or previous state of outputs A combinational circuit performs a specific informationprocessing operation assigned logically by a set of Boolean functions Kirti P_Didital Design 2

Sequential circuits contain logic gates as well as memory cells. Their outputs depend on the present inputs and also on the states of memory elements. Since the outputs of sequential circuits depend not only on the present inputs but also on past inputs, the circuit behavior must be specified by a time sequence of inputs and memory states. Kirti P_Didital Design 3

DESIGN PROCEDURE Any combinational circuit can be designed by the following steps of design procedure. 1. The problem is stated. 2. Identify the input variables and output functions. 3. The input and output variables are assigned letter symbols. 4. The truth table is prepared that completely defines the relationship between the input variables and output functions. 5. The simplified Boolean expression is obtained by any method of minimization algebraic method, Karnaugh map method, or tabulation method. 6. A logic diagram is realized from the simplified expression using logic gates. Kirti P_Didital Design 4

ADDERS Addition of two binary digits is the most basic arithmetic operation. The simple addition consists of four possible elementary operations, which are 0+0 = 0, 0+1 = 1, 1+0 = 1, and 1+1 = 10. The first three operations produce a sum of one digit, but the fourth operation produces a sum consisting of two digits. The higher significant bit of this result is called the carry. A combinational circuit that performs the addition of two bits as described above is called a half-adder. Kirti P_Didital Design 5

Design of Half-adders As described above, a half-adder has two inputs and two outputs. Let the input variables augend and addend be designated as A and B, and output functions be designated as S for sum and C for carry. The truth table for the functions is below. Kirti P_Didital Design 6

S = AB+AB and C = AB Kirti P_Didital Design 7

Design of Full-adders A combinational circuit of full-adder performs the operation of addition of three bits the augend, addend, and previous carry, and produces the outputs sum and carry. Let us designate the input variables augend as A, addend as B, and previous carry as X, and outputs sum as S and carry as C. As there are three input variables, eight different input combinations are possible. Kirti P_Didital Design 8

Kirti P_Didital Design 9

To derive the simplified Boolean expression from the truth table, the Karnaugh map method is adopted The simplified Boolean expressions of the outputs are S = XAB + XAB + XAB + XAB and C = AB + BX + AX. Kirti P_Didital Design 10

= XAB + XAB + XAB + XAB = X (AB + AB) + X (AB + AB) = X (A B) + X (A B) = X A B C = AB + BX + AX = AB + X (A + B) = AB + X (AB + AB + AB + AB) = AB + X (AB + AB + A B) = AB + XAB + X (AB + A B) = AB + X (A B) Kirti P_Didital Design 11

The full-adder developed in above Figure consists of two 2-input AND gates, two 2-input XOR (Exclusive-OR) gates and one 2-input OR gate. Kirti P_Didital Design 12

SUBTRACTORS Subtraction is the other basic function of arithmetic operations of information-processing tasks of digital computers. Similar to the addition function, subtraction of two binary digits consists of four possible elementary operations, which are 0 0 = 0, 0 1 = 1 with borrow of 1, 1 0 = 1, and 1 1 = 0. The first, third, and fourth operations produce a subtraction of one digit, but the second operation produces a difference bit as well as a borrow bit. The borrow bit is used for subtraction of the next higher significant bit. A combinational circuit that performs the subtraction of two bits as described above is called a halfsubtractor Kirti P_Didital Design 13

The digit from which another digit is subtracted is called the minuend and the digit which is to be subtracted is called the subtrahend. When the minuend and subtrahend numbers contain more significant digits, the borrow obtained from the subtraction of two bits is subtracted from the next higher-order pair of signifi cant bits. Here the subtraction operation involves three bits the minuend bit, subtrahend bit, and the borrow bit, and produces a different result as well as a borrow. The combinational circuit that performs this type of addition operation is called a full-subtractor. Similar to an adder circuit, a full-subtractor combinational circuit can be developed by using two half-subtractors. Kirti P_Didital Design 14

Design of Half-subtractors A half-subtractor has two inputs and two outputs. Let the input variables minuend and subtrahend be designated as X and Y respectively, and output functions be designated as D for difference and B for borrow. The truth table of the functions is as follows. Kirti P_Didital Design 15

The Boolean expressions of the outputs D and B functions can be written as D = XY + XY and B = XY. Kirti P_Didital Design 16

Design of Full-subtractors A combinational circuit of full-subtractor performs the operation of subtraction of three bits the minuend, subtrahend, and borrow generated from the subtraction operation of previous significant digits and produces the outputs difference and borrow. Let us designate the input variables minuend as X, subtrahend as Y, and previous borrow as Z, and outputs difference as D and borrow as B. Eight different input combinations are Kirti possible P_Didital Design for three input variables. The 17 truth table is shown

The simplified Boolean expressions of the outputs are S = XYZ + XYZ + XYZ + XYZ and B = XZ + XY + YZ. Kirti P_Didital Design 18

Kirti P_Didital Design 19

= XYZ + XYZ + XYZ + XYZ = X (YZ + YZ) + X (YZ + YZ) = X (Y Z) + X (Y Z) = X Y Z B = XZ + XY +YZ = XY + Z (X + Y) = XY + Z(XY + XY + XY + XY) = XY + Z(XY + XY + XY) = XY + XYZ + Z(XY + XY) = XY + Z(X Y) Kirti P_Didital Design 20

CODE CONVERSION Binary-to-gray Converter The bit combinations 4-bit binary code and its equivalent bit combinations of gray code are listed in the table. The four bits of binary numbers are designated as A, B, C, and D, and gray code bits are designated as W, X, Y, and Z. For transformation of binary numbers to gray, A, B, C, and D are considered as inputs and W, X, Y, and Z are considered as outputs. Kirti P_Didital Design 21

Kirti P_Didital Design 22

Kirti P_Didital Design 23

Kirti P_Didital Design 24

W = A, X = AB + AB = A B, Y = BC + BC = B C, and Z = CD + CD= C D. Kirti P_Didital Design 25

Gray-to-binary Converter Kirti P_Didital Design 26

Kirti P_Didital Design 27

The Boolean expressions A = W B = WX + WX = W X C = WXY + WXY + WXY + WXY = W(XY + XY) + W(XY + XY) = W(X Y) + W(X Y) = W X Y or, C = B Y D = WXYZ + WXYZ + WXYZ + WXYZ + WXYZ + WXYZ + WXYZ + WXYZ = WX(YZ + YZ) + WX(YZ + YZ) + WX(YZ + YZ) + WX(YZ + YZ) = WX(Y Z) + WX(Y Z) + WX(Y Z) + WX(Y Z) = (WX + WX)(Y Z) + (WX + WX) (YZ) = (WX) (YZ) + (WX) (Y Z) = WXYZ or, D = CZ. Kirti P_Didital Design 28

Kirti P_Didital Design 29

BCD-to-excess-3 Code Converter The bit combinations of both the BCD (Binary Coded Decimal) and Excess-3 codes represent decimal digits from 0 to 9. Therefore each of the code systems contains four bits and so there must be four input variables and four output variables. Figure provides the list of the bit combinations or truth table and equivalent decimal values. The symbols A, B, C, and D are designated as the bits of the BCD system, and W, X, Y, and Z are designated as the bits of the Excess-3 code system. It may be noted that though 16 combinations are possible from four bits, both code systems use only 10 combinations. The rest of the bit combinations never occur and are treated as don t-care conditions. Kirti P_Didital Design 30

Kirti P_Didital Design 31

Kirti P_Didital Design 32

Kirti P_Didital Design 33

W = A + BC + BD X = BC + BD + BCD Y = CD + CD Z = D Kirti P_Didital Design 34

W = A + BC + BD = A + B(C + D) X = BC + BD + BCD = B(C + D) + BCD = B(C + D) + B(C + D) Y = CD + CD = CD + (C + D) Z = D Kirti P_Didital Design 35

Excess-3 - to BCD Code Converter Assignment Kirti P_Didital Design 36