To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

Similar documents
Combinational Logic Circuits

Chapter 2. Boolean Expressions:

Summary. Boolean Addition

Module -7. Karnaugh Maps

Experiment 3: Logic Simplification

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

DKT 122/3 DIGITAL SYSTEM 1

Digital Logic Design (CEN-120) (3+1)

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

A graphical method of simplifying logic

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

IT 201 Digital System Design Module II Notes

2.6 BOOLEAN FUNCTIONS

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

CMPE223/CMSE222 Digital Logic

Chapter 2 Combinational Logic Circuits

ECE380 Digital Logic

Boolean Analysis of Logic Circuits

Ch. 5 : Boolean Algebra &

Combinational Logic Circuits Part III -Theoretical Foundations

Combinational Circuits Digital Logic (Materials taken primarily from:

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Chapter 2 Combinational

Experiment 4 Boolean Functions Implementation

Specifying logic functions

EEE130 Digital Electronics I Lecture #4_1

Lecture 5. Chapter 2: Sections 4-7

CS470: Computer Architecture. AMD Quad Core

Chapter 6. Logic Design Optimization Chapter 6

X Y Z F=X+Y+Z

Simplification of Boolean Functions

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY,DHENKANAL LECTURE NOTES ON DIGITAL ELECTRONICS CIRCUIT(SUBJECT CODE:PCEC4202)

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

4 KARNAUGH MAP MINIMIZATION

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Announcements. Chapter 2 - Part 1 1

Unit-IV Boolean Algebra

Digital Techniques. Lecture 1. 1 st Class

Chapter 2 Boolean algebra and Logic Gates

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

MODULE 5 - COMBINATIONAL LOGIC

Gate Level Minimization

Chapter 3 Simplification of Boolean functions

ENGIN 112 Intro to Electrical and Computer Engineering

Computer Science. Unit-4: Introduction to Boolean Algebra

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Introduction to Computer Architecture

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

CprE 281: Digital Logic

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Chapter 2 Combinational Logic Circuits

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Digital logic fundamentals. Question Bank. Unit I

Lecture 22: Implementing Combinational Logic


R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

1. Mark the correct statement(s)

Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB

Gate Level Minimization Map Method

CS8803: Advanced Digital Design for Embedded Hardware

Digital Logic Lecture 7 Gate Level Minimization

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

SEE1223: Digital Electronics

Combinational Logic & Circuits

Review: Standard forms of expressions

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

Gate-Level Minimization

SWITCHING THEORY AND LOGIC CIRCUITS

ELCT201: DIGITAL LOGIC DESIGN

A B AB CD Objectives:

Switching Circuits & Logic Design

Lecture 7 Logic Simplification

Simplification of Boolean Functions

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Combinational Logic Circuits

ELCT201: DIGITAL LOGIC DESIGN

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Chapter 3. Boolean Algebra and Digital Logic

Chapter 3. Gate-Level Minimization. Outlines

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

UNIT II. Circuit minimization

2.1 Binary Logic and Gates

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

Code No: 07A3EC03 Set No. 1

Chapter 2: Combinational Systems

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Gate-Level Minimization

Standard Forms of Expression. Minterms and Maxterms

Designing Computer Systems Boolean Algebra

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

Boolean Function Simplification

ISC 2007 COMPUTER SCIENCE PAPER 1 THEORY PART I Answer all questions in this part

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Transcription:

3.1 Objectives To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using. 3.2 Sum of Products & Product of Sums Any Boolean expression can be simplified in many different ways resulting in different forms of the same Boolean function. All Boolean expressions, regardless of their forms, can be converted into one of two standard forms; the sum-of-product form and the product-ofsum forms. Standardization makes the evaluation, simplification and implementation of Boolean expression more systematic and easier. The Sum-of-Product (SOP): Writing functions in SOP form means that the inputs of each term are multiplied using AND function, then all terms are added together using OR function. The variables in each term are not necessarily all the variables of the function. For example, a SOP of F(A,B,C) may contain a term that contains only the variable A but not B nor C, in such case the term is not in its standard SOP form. Standard SOP term must contain all the function variables. From Boolean algebra thermos (X+X'=1), then if the term is multiplied by (X+X'), it becomes in the standard SOP form, but its value is not affected. Example 3.1: The following function is written in the SOP form: F(A,B,C)=A+BC'+A'BC The inputs to the function F are A, B and C. In each term the inputs are ANDed then all terms are ORed to form the function F. Note that the last term A'BC contains all the inputs of the function (A, B and C), so, this term is written in standard form. But the second term BC' is not in standard form because the input A does not exist, then multiply by (A'+A). The same is done for the remaining term as follows: 405312: Digital Logic and Digital Electronics lab. 9

F(A,B,C)=A(B+B')(C+C')+BC'(A+A')+A'BC F(A,B,C)=ABC+ABC'+AB'C+AB'C'+ ABC'+A'BC'+A'BC From Boolean algebra, (A+A=A) then all similar terms in the equation will be reduced to one term. Now the function F becomes F(A,B,C)=ABC+ABC'+AB'C+AB'C'+ A'BC'+A'BC The Product-of-Sum (POS): Writing functions in POS form means that the inputs of each term are Added together using OR function then all terms are multiplied together using AND function. The variables in each term are not necessarily all the variables of the function. For example, a POS of F(A,B,C) may contain a term that contains only the variable A but not B nor C, in such case the term is not in its standard POS form. Standard POS term must contain all the function variables. From Boolean algebra thermos (X.X'=0), then if the term is added to (X.X'), it becomes in the standard POS form, but its value is not affected. Example 3.2: The following function is written in the POS form: F(A,B,C)=A.(B+C').(A'+B+C') The inputs to the function F are A, B and C. In each term the inputs are ORed then all terms are ANDed to form the function F. Note that the last term (A'+B+C') contains all the inputs of the function (A, B and C), so, this term is written in standard form. But the second term (B+C') is not in standard form because the input A does not exist, then add (A'.A). The same is done for the remaining term as follows: 405312: Digital Logic and Digital Electronics lab. 10

F(A,B,C)=[A+(B.B')+(C.C')].[(B+C')+(A.A')].(A'+B+C') F(A,B,C)=[(A+B+C).(A+B+C').(A+B'+C).(A+B'+C')].[(A+B+C').(A'+B+C')].(A'+B+C') From Boolean algebra, (A.A=A) then all similar terms in the equation will be reduced to one term. Now the function F becomes F(A,B,C)=(A+B+C).(A+B+C').(A+B'+C).(A+B'+C').(A'+B+C') 3.3 Minterms Writing a function in its minterm format is equivalent to writing the function in its standard SOP format such that the value of the function at these terms is 1. So that if we have the truth table relating the input variables to the function F, then we can determine which cases result in F=1 and write the minterm form of the function. Example 3.3: Using the following truth table, write the function F in its minterm format. 405312: Digital Logic and Digital Electronics lab. 11

3.4 Maxterms Writing a function in its maxterm format is equivalent to writing the function in its standard POS format such that the value of the function at these terms is 0. So that if we have the truth table relating the input variables to the function F, we can determine which cases result in F=0 and write the maxterm form of the function. Example 3.4: Using the truth table above, write the function F in its maxterm format. The function F is equal to 0 in the un-highlighted cases above, which are the cases of 1,3,4 and 5 or (A+B+C'), (A+B'+C'), (A'+B+C) and (A'+B+C') respectively. The function F is written in maxterms as follows: The function F is equal to 1 in the highlighted cases, which are the cases of 0,2,6 and 7 or A'B'C', A'BC', ABC' and ABC respectively. The function F is written in minterm format as follows: F(A,B,C)= A'B'C'+A'BC'+ ABC'+ ABC Or F(A,B,C)= (0,2,6,7) F=(A+B+C').(A+B'+C').(A'+B+C). (A'+B+C') A B C F 0 0 0 0 1 1 0 0 1 0 2 0 1 0 1 3 0 1 1 0 4 1 0 0 0 5 1 0 1 0 6 1 1 0 1 7 1 1 1 1 Or F(A,B,C)= Π(1,3,4,5) Note: From Example 3.3 and 3.4, the maxterm is the complement of the minterm. 3.5 405312: Digital Logic and Digital Electronics lab. 12

The Karnaugh map (K-map) provides a systematic way of simplifying Boolean algebra expressions. This can be done without thoroughly searching the basic theorems of Boolean algebra. Instead all the possible combinations of the variables written in the standard form for POS (product of sums) or SOP (sums of products) are plotted in cells arranged in a rectangle or square. Adjacent cells share a redundant Boolean variable. The simplification of the original Boolean expression comes form grouping the logical one s (minterms) or 0 s (maxterms). This eliminates the redundant variable and simplifies the original Boolean expression. The circulation must be done according to the following rules: 1. A group must contain either 1, 2, 4, 8, 16..cells. 2. Each cell in a group must be adjacent to one or more cells in the same group, but all cells do not have to be adjacent to each other. 3. ALWAYS include the most possible of 1 s in a group in accordance to rule (1). 4. Each 1 on the K-map must be included in at least one group. The 1 s in a group can be included in another group as long as the overlapping groups include non common 1 s. Example 3.5 shows how to use the K-map to simplify functions. Example 3.5: Simply the following function using K-map F(A,B,C)=A'B+ABC'+B'C' In order to use the K-map the function should be written in its min or maxterms format. F(A,B,C)=A'BC+A'BC'+ABC'+AB'C'+A'B'C' F(A,B,C)= (0,2,3,4,6) 405312: Digital Logic and Digital Electronics lab. 13

To write the function as simplified SOP then circle the 1's in K-map From K-map F(A,B,C)=C'+BA' F is written in maxterm as follows F(A,B,C)= Π(1,5,7) To write the function as POS then circle the 0's in K-map From K-map F(A,B,C)=(A'+C').(B+C') 405312: Digital Logic and Digital Electronics lab. 14

Pre-Lab 3 1- Which of following function is SOP and which is POS: a) F1(A,B,C) = A'+A'.B+B.C b) F2(A,B,C) = A'.B'.C+C' c) F3(A,B,C) = (A'+C').(B+A').(A+B'+C) 2- Given the function F1 (A, B, C, D) = (A' +B+C).(A+B+D').(B'+C+D) a- Write the function in standard POS form. b- Using the K-map shown below, write the function in minterm form. 3- Design a logic function that detects if the number of 1s in a 4-bit binary number is less than 3. (i.e. if 1s< 3 then F is HIGH ).use K-map to write the function F(A,B,C,D) in SOP. Build the logic circuit using MultiSIM. Lab Work 3 Implement the circuit you designed in question 3. 405312: Digital Logic and Digital Electronics lab. 15

Homework 3 1. Design a logic circuit to produce a HIGH output only if the input, represented by a 4- bit binary number, is greater than 12 or less than 3. a. Develop the truth table. b. Using K-map, write the function F(A,B,C,D) in SOP format by circling the 1's. c. Using K-map, write the function F(A,B,C,D) in POS format by circling the 0's. 405312: Digital Logic and Digital Electronics lab. 16