ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two 26 February 2014

Similar documents
ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two Solutions 26 February 2014

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

UNIVERSITY OF WISCONSIN MADISON

CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING UNIVERSITY OF WISCONSIN MADISON

CS101 Lecture 04: Binary Arithmetic

Number Systems Standard positional representation of numbers: An unsigned number with whole and fraction portions is represented as:

UNCA CSCI 255 Exam 1 Spring February, This is a closed book and closed notes exam. It is to be turned in by 1:45 PM.

CMPSCI 145 MIDTERM #2 SPRING 2017 April 7, 2017 Professor William T. Verts NAME PROBLEM SCORE POINTS GRAND TOTAL 100

Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates. Invitation to Computer Science, C++ Version, Third Edition

Operations On Data CHAPTER 4. (Solutions to Odd-Numbered Problems) Review Questions

Number Systems. Both numbers are positive

Floating-point Arithmetic. where you sum up the integer to the left of the decimal point and the fraction to the right.

CSCI 402: Computer Architectures. Arithmetic for Computers (3) Fengguang Song Department of Computer & Information Science IUPUI.

CDA 3103 Computer Organization Exam 1 (Sep. 22th, 2014)

9/3/2015. Data Representation II. 2.4 Signed Integer Representation. 2.4 Signed Integer Representation

Floating Point Arithmetic

CMPSCI 145 MIDTERM #2 Solution Key SPRING 2018 April 13, 2018 Professor William T. Verts

Numeric Encodings Prof. James L. Frankel Harvard University

EECS 270 Midterm Exam

Binary Values. CSE 410 Lecture 02

Student Number: UTORid: Question 0. [1 mark] Read and follow all instructions on this page, and fill in all fields.

Chapter Three. Digital Components

COMP2611: Computer Organization. Data Representation

Time: 8:30-10:00 pm (Arrive at 8:15 pm) Location What to bring:

D I G I T A L C I R C U I T S E E

1. Which of the following Boolean operations produces the output 1 for the fewest number of input patterns?

CHW 261: Logic Design

Course Schedule. CS 221 Computer Architecture. Week 3: Plan. I. Hexadecimals and Character Representations. Hexadecimal Representation

IT 1204 Section 2.0. Data Representation and Arithmetic. 2009, University of Colombo School of Computing 1

MACHINE LEVEL REPRESENTATION OF DATA

Lecture 2: Number Systems

CHAPTER V NUMBER SYSTEMS AND ARITHMETIC

Arab Open University. Computer Organization and Architecture - T103

CS 151 Quiz 4. Instructions: Student ID. (Last Name) (First Name) Signature

1. NUMBER SYSTEMS USED IN COMPUTING: THE BINARY NUMBER SYSTEM

ENEL 353: Digital Circuits Midterm Examination

Read this before starting!

Inf2C - Computer Systems Lecture 2 Data Representation

NAME: 1a. (10 pts.) Describe the characteristics of numbers for which this floating-point data type is well-suited. Give an example.

Time (self-scheduled): Location Schedule Your Exam: What to bring:

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Read this before starting!

CDS130 Mid-term exam: Sample

ENEL Digital Circuits Midterm Examination

Birkbeck (University of London) Department of Computer Science and Information Systems. Introduction to Computer Systems (BUCI008H4)

Chapter 2. Data Representation in Computer Systems

ECE232: Hardware Organization and Design

A Level Computing. Contents. For the Exam:

Introduction to Computer Science. Homework 1

Digital Arithmetic. Digital Arithmetic: Operations and Circuits Dr. Farahmand

Number Systems. Binary Numbers. Appendix. Decimal notation represents numbers as powers of 10, for example

Chapter 4. Combinational Logic

Introduction to Computers and Programming. Numeric Values

ECE 30 Introduction to Computer Engineering

Chapter Three. Arithmetic

Read this before starting!

Chapter 3: Arithmetic for Computers

CE161-4-AU UNIVERSITY OF ESSEX. Undergraduate Examinations 2014 DIGITAL SYSTEMS ARCHITECTURE. Time allowed: TWO hours

Computer Sc. & IT. Digital Logic. Computer Sciencee & Information Technology. 20 Rank under AIR 100. Postal Correspondence

UNIT 7A Data Representation: Numbers and Text. Digital Data

Basic Definition INTEGER DATA. Unsigned Binary and Binary-Coded Decimal. BCD: Binary-Coded Decimal

Digital Fundamentals


CMPSCI 145 MIDTERM #1 Solution Key. SPRING 2017 March 3, 2017 Professor William T. Verts

1. Mark the correct statement(s)

Department of Electrical and Computer Engineering The University of Texas at Austin

Question Total Possible Test Score Total 100

15213 Recitation 2: Floating Point

that system. weighted value associated with it. numbers. a number. the absence of a signal. MECH 1500 Quiz 2 Review Name: Class: Date:

Binary. Hexadecimal BINARY CODED DECIMAL

10.1. Unit 10. Signed Representation Systems Binary Arithmetic

Objectives. Connecting with Computer Science 2

Description Hex M E V smallest value > largest denormalized negative infinity number with hex representation 3BB0 ---

Experimental Methods I

8/30/2016. In Binary, We Have A Binary Point. ECE 120: Introduction to Computing. Fixed-Point Representations Support Fractions

Signed umbers. Sign/Magnitude otation

Computer Organisation CS303

Chapter 4. Operations on Data

ECE331: Hardware Organization and Design

Rui Wang, Assistant professor Dept. of Information and Communication Tongji University.

Chapter 2 Bits, Data Types, and Operations

CS1800 Discrete Structures Final Version A

unused unused unused unused unused unused

Chapter 03: Computer Arithmetic. Lesson 09: Arithmetic using floating point numbers

Name: CMSC 313 Fall 2001 Computer Organization & Assembly Language Programming Exam 1. Question Points I. /34 II. /30 III.

Number System. Introduction. Decimal Numbers

Binary Adders: Half Adders and Full Adders

ECE2020 Final Exam Summer 2014 GTL July 30, 2014

CS 265. Computer Architecture. Wei Lu, Ph.D., P.Eng.

Real Numbers finite subset real numbers floating point numbers Scientific Notation fixed point numbers

CS & IT Conversions. Magnitude 10,000 1,

Digital Fundamentals

Data Representation Type of Data Representation Integers Bits Unsigned 2 s Comp Excess 7 Excess 8

Binary Addition & Subtraction. Unsigned and Sign & Magnitude numbers

4 Operations On Data 4.1. Foundations of Computer Science Cengage Learning

Read this before starting!

Decoders Wilfrid Laurier University

COMPUTER ARCHITECTURE AND ORGANIZATION. Operation Add Magnitudes Subtract Magnitudes (+A) + ( B) + (A B) (B A) + (A B)

The LC3's micro-coded controller ("useq") is nothing more than a finite-state machine (FSM). It has these inputs:

Transcription:

Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work. Good Luck! Your Name (please print) 1 2 3 4 total 21 24 30 25 100 1

Problem 1 (4 parts, 21 points) Encoders and Pass Gates Part A (8 points) Suppose the circuit below has the following input priority: I 1 > I 3 > I 0 > I 2. Complete the truth table by filling in the input values that would produce the given outputs and derive a simplified expression for O 1. I 3 I 2 I 1 I 0 V O 1 O 0 I0 I1 I2 I3 O0 O1 0 X X 1 0 0 1 0 1 1 1 0 1 1 1 O 1 = Part B (3 points) Consider a priority encoder with the following behavior: In 2 In 1 In 0 Valid Out 1 Out 0 0 0 0 0 x x 0 0 1 1 0 0 0 1 0 1 0 1 0 1 1 1 0 1 1 0 0 1 1 0 1 0 1 1 0 0 1 1 0 1 0 1 1 1 1 1 0 1 List the inputs (In 0, In 1, and In 2 ) in decreasing priority. > > highest priority 2nd highest priority lowest priority Part C (6 points) Implement a 2-input XOR gate with pass gates and inverters only. (Hint: remember that a 2-input XOR is a selective inverter.) Part D (4 points) Does your implementation of an XOR in Part C require fewer transistors than the gate's standard switch-level implementation? Circle one: Yes / No Support your answer by giving the transistor count for each: # transistors in Part C implementation: # transistors in switch-level XOR implementation: 2

Problem 2 (3 parts, 24 points) Part A (10 points) Convert the following notations: binary notation 0101 1101.1 110 0110.101 hexadecimal notation 0xB357.6C decimal notation 52.25 octal notation 453.25 Number Systems Part B (8 points) For the 26 bit representations below, determine the most positive value and the step size (difference between sequential values). Express all answers in decimal notation. Fractions (e.g., 3/16ths) may be used. Signed representations are two s complement. representation most positive value step size unsigned integer (26 bits). (0 bits) signed fixed-point (19 bits). (7 bits) signed integer (26 bits). (0 bits) signed fixed-point (23 bits). (3 bits) Part C (6 points) A 20 bit floating point representation has a 12 bit mantissa field, a 7 bit exponent field, and one sign bit. What is the largest value that can be represented (closest to infinity)? What is the smallest value that can be represented (closest to zero)? How many decimal significant figures are supported? 2 2 3

Problem 3 (3 parts, 30 points) Computation Part A (12 points) For each problem below, compute the operations using the rules of arithmetic, and indicate whether an overflow occurs assuming all numbers are expressed using a six bit unsigned and six bit two s complement representations. result unsigned error? signed error? 100101 + 101011 10101 + 101100 110111-011001 11100-10100 Part B (8 points) For each bit string below, what is the decimal number it represents if it uses a 5-bit unsigned representation and if it uses a 5-bit two's complement representation? Bit string Decimal (if unsigned representation) Decimal (if 2's complement signed representation) 01101 11110 1111.1 011.11 Part C (10 points) Consider the circuit below. Complete the truth table by filling in the empty boxes. (Note that there may be multiple possible inputs that can result in a given output; you need to show only one.) Finally, state what condition this circuit tests on the two input words A and B (which are each 3-bit words: A 2 A 1 A 0 and B 2 B 1 B 0 ). A 2 A 1 A 0 B 2 B 1 B 0 Out 1 1 0 1 1 0 0 1 0 1 1 0 1 0 1 0 1 0 0 0 This circuit's Out signal is high if A B. 4

Problem 4 (4 parts, 25 points) Decoding Suppose you are implementing a seven segment display as shown below. Input decimal numbers are represented as unsigned binary numbers DCBA (e.g., 0101 = 5, which is displayed by lighting segments a, c, d, f, and g). In this problem, unlike the Homework 2 problem, assume that for input decimal numbers greater than 9, the 7-segment display is blank (no segments are lit up). Part A (4 points) Complete the BCD to 7-segment decoder truth table below by filling in the Decoder Output column for a. Binary Inputs Decoder Outputs 7-Segment Display Outputs D C B A a b c d e f g 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 0 0 0 0 1 0 0 1 0 1 0 1 1 0 1 2 0 0 1 1 1 1 1 0 0 1 3 0 1 0 0 1 1 0 0 1 1 4 0 1 0 1 0 1 1 0 1 1 5 0 1 1 0 0 1 1 1 1 1 6 0 1 1 1 1 1 0 0 0 0 7 1 0 0 0 1 1 1 1 1 1 8 1 0 0 1 1 1 1 0 1 1 9 1 0 1 x 0 0 0 0 0 0 0 no segments turned on 1 1 x x 0 0 0 0 0 0 0 no segments turned on Part B (6 points) Write the standard sum of products form of Decoder Output e. e =. Part C (6 points) For which decimal numbers is the following expression true? Assume each decimal number is represented as an unsigned binary number DCBA. W =D+ B C Decimal numbers:. 5

Part D (9 points) Implement Decoder Output e using a single 4-to-16 decoder (with an enable) and a single OR gate. The OR gate may have any number of inputs that you need. Label all input and output signals on the decoder. Assume you are given the inputs A, B, C, D, and the input W =D+ B C (which is provided by another circuit that you do not need to implement). 6