Non-Binary Turbo Codes Interleavers

Similar documents
Comparison of Decoding Algorithms for Concatenated Turbo Codes

Super Codes: A Flexible Multi Rate Coding System

ISSCC 2003 / SESSION 8 / COMMUNICATIONS SIGNAL PROCESSING / PAPER 8.7

BER AND FER PERFORMANCE WITH LARGE BLOCK SIZE OF TURBO CODING IN DIFFERENT INTERLEAVER PARAMETER

PROPOSED DETERMINISTIC INTERLEAVERS FOR CCSDS TURBO CODE STANDARD

Comparison of Various Concatenated Convolutional Code Ensembles under Spatial Coupling

Weight distribution of turbo codes with convolutional interleavers

/$ IEEE

Implementation of a Turbo Encoder and Turbo Decoder on DSP Processor-TMS320C6713

INTERLEAVERS FOR PUNCTURED TURBO CODES. Institute for Telecommunications Research. University of South Australia. SPRI Building, Warrendi Road

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications

A study on turbo decoding iterative algorithms

Interleavers for Turbo Codes

Finding Small Stopping Sets in the Tanner Graphs of LDPC Codes

Low Complexity Architecture for Max* Operator of Log-MAP Turbo Decoder

A Review on Analysis on Codes using Different Algorithms

On the performance of turbo codes with convolutional interleavers

VHDL Implementation of different Turbo Encoder using Log-MAP Decoder

TURBO codes, [1], [2], have attracted much interest due

Adaptive Linear Programming Decoding of Polar Codes

THERE has been great interest in recent years in coding

EFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL INTERLEAVER FOR LONG TERM EVOLUTION SYSTEMS

On combining chase-2 and sum-product algorithms for LDPC codes

IEEE 802.3ap Codes Comparison for 10G Backplane System

Channel Decoding in Wireless Communication Systems using Deep Learning

6.962 Graduate Seminar in Communications Turbo-Like Codes: Structure, Design Criteria, and Variations

The Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1].

Hard Decision Based Low SNR Early Termination for LTE Turbo Decoding

< Irregular Repeat-Accumulate LDPC Code Proposal Technology Overview

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura

Optimal M-BCJR Turbo Decoding: The Z-MAP Algorithm

RECURSIVE GF(2 N ) ENCODERS USING LEFT-CIRCULATE FUNCTION FOR OPTIMUM TCM SCHEMES

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning

Analysis of Circular Buffer Rate Matching for LTE Turbo Code

T325 Summary T305 T325 B BLOCK 4 T325. Session 3. Dr. Saatchi, Seyed Mohsen. Prepared by:

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can

Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes

Improved Soft-Decision Decoding of RSCC Codes

Exploring Parallel Processing Levels for Convolutional Turbo Decoding

Programmable Turbo Decoder Supporting Multiple Third-Generation Wireless Standards

SECRET SHARING IN FAST FADING CHANNELS BASED ON RELIABILITY-BASED HYBRID ARQ

Convolutional Codes. COS 463: Wireless Networks Lecture 9 Kyle Jamieson. [Parts adapted from H. Balakrishnan]

Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes

Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes

International Journal of Research Available at

Multimedia Data Transmission over Mobile Internet using Packet-Loss Punctured (PaLoP) Codes

A Novel Area Efficient Folded Modified Convolutional Interleaving Architecture for MAP Decoder

Performance comparison of Decoding Algorithm for LDPC codes in DVBS2

Semi-Random Interleaver Design Criteria

OPTIMIZED MAP TURBO DECODER

Combined Copyright Protection and Error Detection Scheme for H.264/AVC

Iterative Decoding of Concatenated Convolutional Codes: Implementation Issues

Hybrid ARQ schemes for future wireless systems based on MC-CDMA

High Speed Downlink Packet Access efficient turbo decoder architecture: 3GPP Advanced Turbo Decoder

Due dates are as mentioned above. Checkoff interviews for PS2 and PS3 will be held together and will happen between October 4 and 8.

Error Control Coding for MLC Flash Memories

Piecewise Linear Approximation Based on Taylor Series of LDPC Codes Decoding Algorithm and Implemented in FPGA

Convergence Analysis of Iterative Threshold Decoding Process

Reduced complexity Log-MAP algorithm with Jensen inequality based non-recursive max operator for turbo TCM decoding

Towards and ASIP optimized for multi-standard turbo decoding

A completely safe early-stopping criterion for max-log Turbo code decoding

Discontinued IP. Verification

FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5

Comparative Performance Analysis of Block and Convolution Codes

Computation of the free distance and low weight distribution of turbo codes with convolutional interleavers

A Modified Medium Access Control Algorithm for Systems with Iterative Decoding

The design and implementation of TPC encoder and decoder

LOW-density parity-check (LDPC) codes have attracted

Chip Design for Turbo Encoder Module for In-Vehicle System

PROXIMITY-1 SPACE LINK PROTOCOL CODING AND SYNCHRONIZATION SUBLAYER

An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes

C LDPC Coding Proposal for LBC. This contribution provides an LDPC coding proposal for LBC

Bit vs. Symbol Interleaving for Parallel Concatenated Trellis Coded Modulation

Discontinued IP. 3GPP2 Turbo Decoder v1.0. Features. Applications. General Description

Kevin Buckley

Research Article Cooperative Signaling with Soft Information Combining

New Message-Passing Decoding Algorithm of LDPC Codes by Partitioning Check Nodes 1

Low complexity FEC Systems for Satellite Communication

Search for Improvements in Low Density Parity Check Codes for WiMAX (802.16e) Applications

Cooperative Communications

Polar Codes for Noncoherent MIMO Signalling

Parallel and Serial Concatenated Single Parity Check Product Codes

THE turbo code is one of the most attractive forward error

LDPC Codes a brief Tutorial

On the construction of Tanner graphs

392D: Coding for the AWGN Channel Wednesday, March 21, 2007 Stanford, Winter 2007 Handout #26. Final exam solutions

UCSD ECE154C Handout #21 Prof. Young-Han Kim Thursday, June 8, Solutions to Practice Final Examination (Spring 2016)

lambda-min Decoding Algorithm of Regular and Irregular LDPC Codes

Implementation Aspects of Turbo-Decoders for Future Radio Applications

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes

REVIEW ON CONSTRUCTION OF PARITY CHECK MATRIX FOR LDPC CODE

Reduced Complexity of Decoding Algorithm for Irregular LDPC Codes Using a Split Row Method

Performance Optimization of HVD: An Error Detection and Correction Code

Complexity-Optimized Low-Density Parity-Check Codes

Convolutional Code Optimization for Various Constraint Lengths using PSO

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes

Improved Joint Network-Channel Coding for the Multiple-Access Relay Channel

Image coding using Cellular Automata based LDPC codes

Novel Low-Density Signature Structure for Synchronous DS-CDMA Systems

A Method for Determining the Distance Profile of Turbo Codes

Transcription:

Non-Binary Turbo Codes Interleavers Maria KOVACI, Horia BALTA University Polytechnic of Timişoara, Faculty of Electronics and Telecommunications, Postal Address, 30223 Timişoara, ROMANIA, E-Mail: mariakovaci@etcuttro, horiabalta@etcuttro Abstract: In this paper the particularities of the interleavers used in the case of the Recursive Systematic Convolutional Code (RSC), n/(n+2) rate, with n=2, unpunctured non-binary turbo codes (NBTC) were described The interleavers: block, pseudo-random and new interleaving methods are presented These new interleaving methods were elaborated starting from the particular form of the date accepted by non-binary turbo codes and they constitute an extension of the classic methods The AWGN (Additive White Gaussian Noise) and the BPSK (Binary Phase Shift Keying) modulation were employed The turbo decoder was used 15 iterations for each block A Log Likelihood Ratio (LLR) stop criterion was selected The BER (Bit Error Rate) and FER (Frame Error Rate) performances for small interleaver lengths (N=448) and for high interleaver lengths (more than 1000 bits) were obtained In the case of FER performances, for each interleaving length, the Shannon s limits were computed, too Keywords: - non-binary turbo codes, interleaver I Introduction The turbo codes, TC, are a class of error correcting codes that operates on approaching of the Shannon limit The scheme of the TC with parallel configuration is shown on Fig 1, [1] The information sequence, noted u, is coded by the coder, resulting the parity sequence x 1 The same bits sequence, u, is provided to the coder C2, but in a different order with the aid of the one interleaver, I The coder C2 generates de parity sequence, x 2 The resulted sequences x 0 =u, x 1 and x 2, by multiplexing and modulation (operations omitted on Fig1) constitute the TC output, signal which will be emitted on channel At the output of the channel, by demodulation and demultiplexing, it results the corresponding received (soft) sequences, y 0, y 1 and y 2 Each decoder computes the Log Likelihood Ratio, LLR, for each bit from u: LLR(u i ) = ln p(ui = 1 y ) p(ui = 0 y ), (1) u I C2 x 0 x 1 DE x 2 Transmission channel y 0 y 1 y 2 I ex21 I DI DEC2 LLR1 I û I ex12 Fig 1 Turbo code - general scheme Only the LLR of the first decoder, noted LLR1 and also the extrinsic information for the second decoder are shown on Fig 1

Each decoder receives extrinsic information With the aid of this extrinsic information and of the received sequences from channel (y 0 and y 1, respectively y 0 interleaved and y 2 ) each decoder provides, on his turn, extrinsic information This process is repeated iteratively with a certain number (given or computed, varying with turbo code type) After the effectuation of the all imposed iterations, a hard decision of the LLR, generated on the last iteration by one of the two decoders (on Fig1 is choused LLR1), is done The resulted sequence, from the hard decision operation, constitutes the TC output If, the component codes ( and C2) have r inputs, then TC is named non-binary turbo code NBTC, [2] or multi binary turbo code, MBTC NBTC works identically like a TC classic, with the difference that all the processing which concern the information sequence will be made on r bits This fact is marked on Fig 1 by thickened lines, which symbolize thoroughfares of r bits In the same way, the attached vectors become matrixes with r lines The labels of these matrixes are written with no-italic and bold form, for example: x 0 Therefore, the interleavers for NBTC must be capable to operate with matrix and not with vectors In this paper, a study about the construction problems of such interleavers is presented Also, the BER performances obtained with these interleavers are shown on the paragraph 4 The interleavers construction for NBTCs, presented on the third paragraph, is made from the interleavers types, already known for TC classics, which are succinct presented on the following paragraph In the last paragraph are presented the results obtained by simulation of the NBTC with the proposed interleavers II The classical interleavers A Random interleaver The random interleaver has a simple design, [3], that provides a good original sequence spreading, but it generally has the minimum distance d min = 2, ie the smallest possible value The construction of a random interleaver is the following Knowing the interleaving length N r, the ensemble A = {1,2 N r } is built We choose in a randomly way a number n 1 A Then, the allocation π(1) = n 1 is made and this value (n 1 ) is eliminated from A The process is repeated while A has no elements So, the following random interleaver function: π r (i) = rand(i), i I={1,2 N r }, (2) is used A main disadvantage for the random interleaver is the irreproducibility of the generation process of mapping π r : it should be memorized for reproduction, after its construction B The S-interleaver The S-interleaver is a random type interleaver, [3] However, unlike the pure random interleaver, by construction is forced a minimum interleaving distance equal with S The interleaving mapping construction algorithm is the following We select a possible future position for the current bit This position is compared with the last S positions already selected If the condition: π s (i) π s (j) > S for i and j with i j < S, (3) is satisfied we go further If the condition is not true, we select another position for current bit, which will be also tested The process will be repeated up to the moment when all the positions

for the N s bits were found The simulations demonstrated that, if S< N s 2, then the process will converge The design of this interleaver is difficult because of the difficulty accomplishment of the condition increases with the increasing of the number of bits already tested C The block interleaver The block (rectangular) interleaver presents the simplest structure, [3] To obtain a block interleaver function is necessary to factorize its length N b = X Y, (4) where X si Y are closed natural numbers, [2] The block interleaver function is: π b (i+j*x+1) = i*y+j+1, i I={0,1 X-1} si j J={0,1 Y-1} (5) Any two bits, initially situated at a distance less then d min =min(i,j), will be situated, after interleaving, at a distance superior to d min D The pseudo-random interleaver The pseudo-random interleaver is recommended by CCSDS Recommendation for Telemetry Channel Coding, [4] For this interleaver type there is a controlled spreading It is a high performance interleaver, which combines the advantages of the random and block interleavers, ie it presents a good spreading at enough large minimum distance The recommended permutation for each block of length N p is given by a particular reordering of integers: 1, 2, N p It is generated by the following algorithm N p = k 1 k 2 where k 1 is a fixed parameter, and k 2 varies in function of interleaver length; next do the following operations for s=1 to s= N p (the current position before interleaving) to obtain the permutation numbers π p (s): m = (s 1) mod 2 i = [(s-1)/(2k 2 )] j = [(s-1)/2] i k 2 t = (19 i+1) mod (k 1 /2) q = t mod 8+ 1 c = (p q j+ 21 m) mod k 2 π p (s)=2 (t + (N p + 1)/2+ 1) s m where [x]= the largest integer less than or equal to x, mod = the operation modulo and q=1 8, p 1 =31, p 2 =37, p 3 =43, p 4 =47, p 5 =53, p 6 =59, p 7 =61, p 8 =67, [4] E The Takeshita-Costello interleaver The Takeshita-Costello interleaver is presented in [5], and it suppose that the interleaver length, N TC, to be equal with 2 j (j is a natural number) The construction of the interleaver function is the following The vector c i=1 N, is built with the relation : c(i)=k i (i+1)/2 (6) where k is, usually, equal with one The interleaver function is obtained using the relation : π(c( i)) = c(i+1), i I (7)

III Interleavers for non-binary turbo-codes Similarly to the TC classic, for NBTC can be adopted different solutions of the trellis closing The NBTC trellis closing way alongside the inputs number per coder, the coder memory inclusive the bits numbers per block turbo coded are factors, which have an influence on the form of the interleaver The structure of the NBTC data block in the different aspects of the trellis closing is suggestively presented on Fig2 r 2 1 INF COD 1 COD 2 1 2 N a) unclosed trellises or circulars; r 2 1 INF RIT COD 1 COD 2 1 2 N-M N N-M+1 b) trellis closed, trellis C2 unclosed; r 2 1 INF RIT COD 1 COD 2 COD2 1 2 N-M N N+M N-M+1 N+1 c) closed trellises; RIT Fig 2 The turbo-coded block structure in accordance with the NBTC trellis closing way The signification of the notations from Fig 2 is the following: r the inputs number (taps) in coder; N the length of a coded block (of a one multi-component coder); M the components coders memory; INF the information bits; RIT the redundant bits for the trellis closing; COD the resulted bits from coding, the control bits The interleaving is done either exclusively on INF block (the a) or c) cases) or on INF+RIT 1 blocks Therefore, the block, which must be interleaved, has a matrix with the r N or r (N-M) dimensions This matrix structure imposes that the bits, which were on the same column, must not be on the same column after interleaving (the column interleaving) In the following, we consider the interleaving block with r N dimension The interleaving of such block can be thought in three distinct ways: A The r N block interleaving 1 r N line transformed After the data block transformation, from the matrix form (Fig2a)) on the vector form (Fig3 a)), imposing the interleaver length to be multiple of r, it can be applied any methods presented in precedent paragraph The method disadvantage consists on the column interleaving failure To satisfy this requirement, the column matrix transformation by lines multiplexing (by a preliminary column-line interleaving) (Fig3 b)) must be done 1 2 r 1 N N+1 2N rn-n+1 rn a) the lines concatenation; 1 2 3 N-1 N 1 r r+1 2r 3r rn-r rn b) the lines multiplexation; Fig 3 The data block transformated line (vector) 1 The discussion was limited only for parallel concatenation (pure turbo code) In the case of the serial concatenation the interleaving operates on COD1 bits, too

B The interleaving of the r N block by specific methods of the matrix These specific methods of the matrix implies the interleaving functions, which have two indexes (i, j) Thus, the position before and after interleaving depends of two indexes A typical example is the block or rectangular interleaving, given by relation (5) The directly applying of the rectangular interleaving on one block with r N dimension, usually small r, will leads to a minimum interleaving distance, r+1 A a) differential cyclical; differential cyclical operation of the data block, to eliminate this problem, is proposed before the interleaving, operation what is shown in the original order the interleaving order Fig 4 The differential b) The block interleaving (rectangular); cyclical consists in one cyclic Fig 4 The block interleaving bloc with differential cyclical permutation operation of the lines, with different steps from the line to line C The independent interleaving of the block lines The independent interleaving of the block lines can be done with any methods presented in the precedent paragraph If, for each line, is used the same interleaver function, the interleaving is done trough the symbols (the column is not interleaved) The advantage is the using of the N/r length interleaver To realize the column interleaving also a preliminary differential cyclical can be used IV Experimental results A memory 3 NBTC was used on the simulations The component codes are RSCs with generating matrix G=[13/15, 11/15] For decoding, the Maximum APosteriori algorithm, MAP, was employed The15 iterations were proposed for each block A LLR stop criterion was selected [6] The AWGN cannel and the BPSK modulation were used The used interleavers are described in Table 1, and the obtained results are shown on the Fig5 diagrams Table 1 The used interleavers Interleaver Block Component Interleaver design length Code AN1 448 131115 C (differential cyclical) S interleaver of 224 bits BN1 448 131115 A (lines multiplexing) S interleaver of 448 bits AN2 1792 131115 C (differential cyclical) S interleaver of 896 bits BN2 1784 131115 A (lines multiplexing) S interleaver of 1784 bits CN2 1784 131115 A (lines concatenation) S interleaver of 1784 bits DN2 1784 131115 A (lines concatenation) interleaver CCSDS 1513 1784 1513 classic punctured S interleaver of 1784 bits

BER FER AN2 BN2 15/13 DN2 AN2 BN2 BN1 AN1 DN2 15/13 CN2 BN1 AN1 SNR (db) SNR (db) Fig 5 The BER and FER performances of the NBTC V Conclusions In this paper the particularities of the interleavers used in the case of the Recursive Systematic Convolutional Code (RSC), n/(n+2) rate, with n=2, unpunctured non-binary turbo codes (NBTC) were described We built interleavers for two of the three methods described in paragraph 3 The performances of these interleavers (in conjunction with a memory-3 MBTC ) are presented in Fig 5 and compared with the most performing punctured classic TC (15/13) with the same coding rate The diagrams from Fig 5 show that BER performances are very close to the performances of the TC classic But, there is an esentialy diffrence in the FER performances The most important interleaver, from BER point of view is (BN2), the interleaver obtained with method A with the lines multiplexing Acknowledgement The authors want to thank their PhD director, Professor Miranda Naforniţă, for the suggestion to write this paper and for her continuous help References [1] C Berrou, A Glavieux, P Thitimajshima - Near Shannon limit error-correcting coding and decoding: Turbo-codes, ProcICC 93, Geneva, Switzerland, May 1993, pp 1064 1070; [2] C Berrou, M Jézéquel, C Douillard, S Kerouédan, The Advantages of Non-Binary Turbo Codes, Information Theory Workshop ITW2001 Cairns, Australia, Sept 2-7, 2001, pp61 63; [3] S A Bărbulescu, S S Pietrobon, Turbo Codes: a tutorial on a new class of powerful error correcting coding schemes Part I: Code Structures an Interleaver Design, 26 October, 1998; [4] Consultative Committee for Space Data Systems Telemetry Channel Coding, Blue Book, CCSDS 1010-B-6, Oct 2002 [5] OY Takeshita, DJ Costello - New Classes of Algebraic Interleavers for Turbo-Codes, ISIT 1998, August 16-21, USA [6] L Trifina, HGBalta, A Ruşinaru, Decreasing of the Turbo MAP Decoding Time by Using an Iterations Stopping Criterion, paper accepted onn the IEEE conference, Iasi, 14-15 July