100BASE-T1 EMC Test Specification for ESD suppression devices

Similar documents
Application Suggestions for X2Y Technology

PESD5V0C1USF. in portable electronics, communication, consumer and computing devices.

Advanced diagnostic features for 100BASE-T1 automotive Ethernet PHYs TC1 - advanced PHY features

RClamp7524T. Low Capacitance RClamp 4-Line ESD Protection. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics.

Headset/Speaker EMI Filter with ESD Protection CM1416/D. Features. Product Description. Applications. ±30kV ESD protection on each channel per

RClamp3346P. Low Capacitance RClamp 6-Line ESD Protection. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics.

PESD24VF1BSF. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit C d diode capacitance f = 1 MHz; V R = 0 V

EM8D-100L EMI FILTER/TVS ARRAY DESCRIPTION DFN-16 PACKAGE FEATURES APPLICATIONS MECHANICAL CHARACTERISTICS CIRCUIT DIAGRAM & PIN CONFIGURATION

Lead free and RoHS package. High reduction of parasitic elements through integration Complies with IEC level 4 standards:

IP1001 LF DESIGN & LAYOUT GUIDELINES

PESD1IVN-U. 1. General description. 2. Features and benefits. 3. Applications. Quick reference data

PESD5V0U2BT. 1. Product profile. Ultra low capacitance bidirectional double ESD protection diode. 1.1 General description. 1.

PESD18VF1BL. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data. 5. Pinning information

TxD GND V CC. RxD WAKE V IO SCLK MISO. (Top-side x-ray view) SCLK INH

8-line IPAD low capacitance EMI filter and ESD protection in QFN package

AN BGA GHz 18 db gain wideband amplifier MMIC. Document information. Keywords. BGA3018, Evaluation board, CATV, Drop amplifier.

ESD7002, SZESD7002. Transient Voltage Suppressors. Low Capacitance ESD Protection Diode for High Speed Data Line

RClamp3328P. Low Capacitance RClamp. 8-Line Protection PRELIMINARY

PESD3V3L1UA; PESD3V3L1UB; PESD3V3L1UL

PESD5V0U1BA; PESD5V0U1BB; PESD5V0U1BL

CM1409. LCD and Camera EMI Filter Array with ESD Protection

AN BGA301x Wideband Variable Gain Amplifier Application. Document information. Keywords

Exceeds IEC level 4 standards: ±25 kv (air discharge) ±10 kv (contact discharge) Notebook, laptop Streaming box

ESD Protective Device: IMSA A

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

USB3740. High Speed Switch for Mobile and Portable Applications USB3740 PRODUCT FEATURES DATASHEET. USB3740 Block Diagram

RClamp3324P. Low Capacitance RailClamp 4-Line Surge and ESD Protection. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics

1 GHz wideband low-noise amplifier with bypass. The LNA is housed in a 6-pin SOT363 plastic SMD package.

PESD5V0X2UM. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

EMI2180 Common Mode Filter with ESD Protection

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PESD18VV1BBSF. Very symmetrical bidirectional ESD protection diode

PRTR5V0U2X Ultra low capacitance double rail-to-rail ESD protection diode Rev January 2008 Product data sheet

HSP051-4M10. 4-line ESD protection for high speed lines. Applications. Description. Features. Benefits. Complies with following standards

MG2040. Transient Voltage Suppressors. Low Capacitance ESD Protection for High Speed Video Interface

CM1621. LCD and Camera EMI Filter Array with ESD Protection

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

EMIF02-MIC01F2 2-line IPAD, EMI filter including ESD protection Features Application Description Complies with the standards:

PRTR5V0U2X. 1. Product profile. Ultra low capacitance double rail-to-rail ESD protection diode in SOT143B. 1.1 General description. 1.

CM DE. 4-Channel LCD and Camera EMI Filter Array with ESD Protection

SiGe:C Low Noise High Linearity Amplifier

LIN. Extra Wire Daisy Chain Slave Node Position Detection. Revision 1.0. LIN Consortium, LIN is a registered Trademark. All rights reserved.

SKY LF: 20 MHz to 6.0 GHz GaAs SPDT Switch

HSP051-4M10. 4-line ESD protection for high speed lines. Datasheet. Features. Applications. Description

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSLC03 - PSLC24C. 350 watt low capacitance tvs array. applications

4-Line BUS-Port ESD Protection Array - Flow Through Design

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

P0603V24 ULTRA LOW CAPACITANCE ESD PROTECTION COMPONENT DESCRIPTION FEATURES APPLICATIONS MECHANICAL CHARACTERISTICS PIN CONFIGURATION

AZ H Transient Voltage Suppressing Device For ESD/Transient Protection. Features. Circuit Diagram / Pin Configuration. Applications.

HSP061-4M10. 4-line ESD protection for high speed lines. Datasheet. Features. Applications. Description

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

EMIF01-SMIC01F2 IPAD. Single line EMI filter including ESD protection. Main application. Description. Benefits. Pin configuration (Bump side view)

TClamp1202P. Low Capacitance TClamp Surge Protection for 12V Interfaces. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics

TF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information

PESD12VV1BL. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

SFC ChipClamp ΤΜ Flip Chip TVS Diode with T-Filter PRELIMINARY Features

UMD 1423 UNITED MICRO DEVICE INC. Pi filter array with ESD protection. PRODUCT DESCRIPTION APPLICATIONS. This device has 20-bumps 4.

GRAPHICS CONTROLLERS APIX PCB-DESIGN GUIDELINE

EMI4184. Common Mode Filter with ESD Protection

AN-1055 APPLICATION NOTE

Obsolete Product(s) - Obsolete Product(s)

STF701. T-Filter with TVS Diode Array For EMI Filtering and ESD Protection. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

6 Channel EMI Filter Array with ESD Protection

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

P0201V05 ULTRA LOW CAPACITANCE ESD PROTECTION COMPONENT DESCRIPTION APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION

AN3978 Application note

HSP line ESD protection for high speed lines. Applications. Description. Features. µqfn 4 leads. Benefits. Complies with following standards

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PESD3V6Z1BCSF. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

RClamp0551P. Ultra-Low Capacitance 1-Line, 5V ESD protection. PRELIMINARY Features. PROTECTION PRODUCTS - RailClamp Description

Femtofarad bidirectional ESD protection diode

SLVU WATT ULTRA LOW CAPACITANCE TVS ARRAY PIN CONFIGURATION

PSLC03 - PSLC24C. 350 watt low capacitance tvs array. applications

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

CM1461. Praetorian C-L-C LCD and Camera EMI Filter Array with ESD Protection

AZ H Transient Voltage Suppressing Device For ESD/Transient Protection. Features. Circuit Diagram / Pin Configuration. Applications.

ELECTROSTATIC DISCHARGE SIMULATOR

EMI4172. Common Mode Filter with ESD Protection

EMI2121, SZEMI2121. Single Pair Common Mode Filter with ESD Protection

SKY : 2.4 GHz Low-Noise Amplifier

AOZ8900. Ultra-Low Capacitance TVS Diode Array PRELIMINARY. Features. General Description. Applications. Typical Application

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Bidirectional ESD protection diode

TVN S AB0 Engineering Specification

AOZ8882. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application

GRF2505. Linear PA Driver/Ultra-low Noise Amplifier; GHz. Features. Applications. Preliminary. Product Description. Functional Block Diagram

Application Note No. 104

Ultra low capacitance bidirectional ESD protection diode

PESD4V0Z1BSF. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

ESD7004, SZESD7004. Transient Voltage Suppressors. Low Capacitance ESD Protection Diode for High Speed Data Line

UM User manual for the BGU MHz LNA evaluation board. Document information

Common mode filter with ESD protection for high speed serial interface

RFSA2023TR7. Voltage Controlled Attenuator. Product Overview. Key Features. Functional Block Diagram Applications. Ordering Information

MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET

EVB-USB2514Q36-BAS, USB2513 and USB Pin QFN Evaluation Board, Revision C User Manual

Application Note. EMC Design Guide. F 2 MC-8L Family. History 04 th Jul 02 NFL V1.0 new version

NMFAAAA. Product Preview USB Clamps, RS232 and General Purpose Data Line Filters with ESD Protection; Optional Internal Switch

ESD7104. Transient Voltage Suppressors. Low Capacitance ESD Protection for High Speed Data

Transcription:

IEEE 100BASE-T1 EMC Test Specification for ESD suppression devices Version 1.0 Author & Company Dr. Bernd Körber, FTZ Zwickau Title 100BASE-T1 EMC Test Specification for ESD suppression devices Version 1.0 Date October 29, 2017 Status Final Restriction Level Public This measurement specification shall be used as a standardized common scale for EMC evaluation of ESD suppression devices for 100BASE-T1 in automotive applications.

Version Control of Document Version Author Description Date 0.1 B. Körber Initial version 07/05/17 1.0 B. Körber Shift to final version 10/29/17 Restriction level history of Document Version Restriction Level Description Date 0.1 Open internal only 07/05/17 1.0 Public 10/29/17 Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 2

Copyright Notice and Disclaimer OPEN Alliance members whose contributions were incorporated in the OPEN Specification (the Contributing Members ) own the copyrights in the OPEN Specification, and permit the use of this OPEN Specification, including the copying and distribution of unmodified copies thereof, for informational purposes only. Such permission relates only to the OPEN Specification and does not include a specification published elsewhere and referred to in the OPEN Specification. The receipt of an OPEN Specification shall not operate as an assignment or license under any patent, industrial design, trademark, or other rights as may subsist in or be contained in or reproduced in any OPEN Specification, and the implementation of this OPEN Specification will require such a license. THIS OPEN SPECIFICATION IS PROVIDED ON AN AS IS BASIS AND ALL WARRANTIES, EITHER EXPLICIT OR IMPLIED, ARE EXCLUDED UNLESS MANDATORY UNDER LAW. ACCORDINGLY, THE OPEN ALLIANCE AND THE CONTRIBUTING MEMBERS MAKE NO REPRESENTATIONS OR WARRANTIES WITH REGARD TO THE OPEN SPECIFICATION OR THE INFORMATION (INCLUDING ANY SOFTWARE) CONTAINED THEREIN, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR PURPOSE, OR ABSENCE OF THIRD PARTY RIGHTS AND MAKE NO REPRESENTATIONS AS TO THE ACCURACY OR COMPLETENESS OF THE OPEN SPECIFICATION OR ANY INFORMATION CONTAINED THEREIN. THE OPEN ALLIANCE AND CONTRIBUTING MEMBERS ARE NOT LIABLE FOR ANY LOSSES, COSTS, EXPENSES OR DAMAGES ARISING IN ANY WAY OUT OF USE OR RELIANCE UPON THE OPEN SPECIFICATION OR ANY INFORMATION THEREIN. NOTHING IN THIS DOCUMENT OPERATES TO LIMIT OR EXCLUDE ANY LIABILITY FOR FRAUD OR ANY OTHER LIABILITY WHICH IS NOT PERMITTED TO BE EXCLUDED OR LIMITED BY OPERATION OF LAW. Without prejudice to the foregoing, the OPEN Specification was developed for automotive applications only. The OPEN Specification has neither been developed, nor tested for non-automotive applications. OPEN Alliance reserves the right to withdraw, modify, or replace the OPEN Specification at any time, without notice. Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 3

Contents 1 Introduction... 5 1.1 Scope... 5 1.2 References... 5 1.3 List of Abbreviations and Definitions... 6 2 General Definitions and Requirements for ESD Suppression Devices... 7 2.1 Arrangement of ESD Suppression Device within 100BASE-T1 MDI network... 7 2.2 Evaluation of Datasheet Parameters... 7 3 Required Tests... 8 3.1 General... 8 3.2 Mixed Mode S-Parameter Measurement... 9 3.2.1 Test setup... 9 3.2.2 Test procedure and parameters... 10 3.3 Damage from ESD... 12 3.3.1 Test setup... 12 3.3.2 Test procedure and parameters... 13 3.4 ESD discharge current measurement... 15 3.4.1 Test setup... 15 3.4.2 Test procedure and parameters... 16 3.5 Test of unwanted Clamping Effect at RF immunity Tests... 18 3.5.1 Test setup... 18 3.5.2 Test procedure and parameters... 19 Appendix A - Test Circuit Boards... 21 A.1 General requirements for test fixtures... 21 A.2 Self-balance requirements for S-Parameter test fixture... 21 A.3 Example for test fixture S-Parameter measurement... 23 A.4 Example for test fixture ESD tests... 24 A.5 Example for Test Fixture ESD Discharge Current Measurement... 24 Appendix B Recommended Limits for Tests... 25 B.1 S-Parameter Measurements... 25 B.2 Damage from ESD... 27 B.3 ESD Discharge Current Measurement... 27 B.4 Test of unwanted Clamping Effect at RF Immunity Tests... 27 Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 4

1 Introduction 1.1 Scope This measurement specification shall be used as a standardized common scale for EMC evaluation of ESD suppression devices intended to use with 100BASE-T1 in automotive applications according to [IEEE1]. It contains recommended limits. The final judgment of the tested device is left to the customer. This instruction includes test procedures and test setups concerning: Evaluation of datasheet parameters Mixed mode S-Parameter measurement Test of damage from ESD Test of unwanted clamping effect at RF immunity tests Impact to ESD discharge current in a defined 100BASE-T1 network. It shall be used for evaluation of ESD suppression devices or passive components with internal ESD suppression unit (e.g. combination of ESD suppression and common mode termination circuit). 1.2 References [IEEE1] IEEE Std. 802.3bw [IEC1] IEC 61000-4-2, Electromagnetic compatibility, Part 4-2: Testing and measurement techniques Electrostatic discharge immunity test Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 5

1.3 List of Abbreviations and Definitions CMC DCMR ESD IL MDI RF RL S-Parameter VNA Common Mode Choke Differential to Common Mode Rejection, common mode single ended measured Electro Static Discharge Insertion Loss Medium Dependent Interface Radio Frequency Return Loss Scattering Parameter Vector Network Analyzer Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 6

2 General Definitions and Requirements for ESD Suppression Devices 2.1 Arrangement of ESD Suppression Device within 100BASE-T1 MDI network This measurement specification shall be used for an arrangement of ESD suppression device within the 100BASE-T1 MDI interface network as given in Figure 2-1. 100 BASE-T1 MDI ESD ESD Device R1 DC Block C1 C2 R2 CMC L1 CM Termination Transceiver Block TRX-P TRX-N LPF TC VDDx LPF LPF (VBAT) xmii Supply ECU connector C3 VBAT GND R3 ESD LPF TC xmii CMC ESD suppression device individual Low Pass Filter (optional) 100BASE-T1 Transceiver (PHY or switch) MII, reversemii or RGMII Common Mode Choke ECU Figure 2-1: Arrangement of ESD suppression device within the 100BASE-T1 MDI interface 2.2 Evaluation of Datasheet Parameters The following parameters for ESD suppression device shall be ensured and documented in the datasheet. Parameter Working direction Operation voltage (V DCmax) ESD trigger voltage Target Value bi-directional 24 V 100 V ESD robustness IEC [1] level 4 Minimum number of discharges > 1000 Table 2-1: Target values for ESD suppression device Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 7

3 Required Tests 3.1 General For evaluation of EMC behavior of the ESD suppression device the following tests are defined: Mixed mode S-Parameter measurement Test of damage from ESD Impact to ESD discharge current in a defined 100BASE-T1 network Test of unwanted clamping effect at RF immunity tests. All test are defined at a two-line ESD suppression device used in a 100BASE-T1 MDI. If the ESD suppression device has more than 2 lines the test setup should be adapted accordingly. For single devices the test should be performed with a combination of two devices of the same type. Prior to performing any RF and ESD tests, the S-Parameter measurements shall be performed on a minimum of 10 samples. Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 8

3.2 Mixed Mode S-Parameter Measurement 3.2.1 Test setup For measuring the mixed mode S-Parameters a 4-port VNA in combination with a special test fixture (adapter test board) as given in Figure 3-1 shall be used. The test fixture without mounted DUT has to be included into the test setup during calibration of VNA test setup. Network analyzer VNA DUT Test fixture Figure 3-1: Test setup for S-Parameter measurements Test equipment requirements: Network analyser: Test fixture: 4-port vector network analyser f = 1 MHz to 1000 MHz (in minimum) according to Appendix A Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 9

3.2.2 Test procedure and parameters The test procedure and parameter for S-Parameter measurements are defined in Table 3-1. Parameter Frequency range: S-Parameter per single path: VNA measurement circuit: Description 1 MHz to 1 GHz, logarithmic scale S dd11 (RL), log. magnitude in db / transceiver side S dd21 (IL), log. magnitude in db S sd21 (DCMR), log. magnitude in db / transceiver side Port definitions: Mixed mode logic port 1: physical port 1a and port 1b / transceiver side Mixed mode logic port 2: physical port 2a and port 2b / connector side Pin 1 of DUT is placed on transceiver side (logic port 1). S dd11 and S dd21 measurement: 50 Ω input impedance at each measurement port VNA port 1a (50 Ohm) 1 VNA port 2a (50 Ohm) Logical port 1 DUT Logical port 2 VNA port 1b (50 Ohm) GND VNA port 2b (50 Ohm) S sd21 measurement: Differential mode input (logical port 1): 50 Ω impedance each Common mode output (logical port 2): symmetrical single ended network with 200 Ω impedance R = R 1 R 2 + R 3 + R VNA port 2a Logical port 1 VNA port 1a (50 Ohm) VNA port 1b (50 Ohm) 1 DUT GND R1 49.9 R2 49.9 R3 124 Single ended VNA port 2a (50 Ohm) Logical port 2 Note: The accuracy of resistor values should be 1 %. The difference between matching resistors should be 0.1 %. Table 3-1: Test parameters for S- Parameter measurements Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 10

The measurements shall be performed and documented according the scheme given in Table 3-2. Test S- Parameter Sample S1 S2 S3 S dd11 (RL) S dd21 (IL) S sd21 (DCMR) 10 samples Table 3-2: Required S-Parameter measurements For each test case the results for all 10 samples has to be documented as diagram in the test report. Recommended limits for evaluation are given in Appendix B.1. Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 11

3.3 Damage from ESD 3.3.1 Test setup The setup given in Figure 3-2 shall be used for testing the ESD robustness of ESD suppression device. ESD Simulator ESD suppression device Load resistors Ground plane ESD Test board Test generator with contact discharge module connection loads to Ground plane ESD Test board R1 ESD Test board fixture Ground reverse line Test generator Discharge points DP1, DP2 R2 GND Surface connection ESD Test board to Test board support ESD Test board Surface connection Test board fixture to ground plane Connection point Ground plane Ground plane (minimal 0.5 x 0.5 m) Figure 3-2: Test setup for ESD damage tests The ground plane with a minimum size of 0.5 x 0.5 m builds the reference ground plane for the ESD Test setup and must be connected with the electrical grounding system of the test laboratory. The ESD Test generator ground cable shall be connected to this reference plane. The test board fixture realizes the positioning of the ESD Test board and the electrical connection of the ESD Test board ground plane with the reference ground plane. This connection must have low impedance (R < 25 m ) and should be built by a surface contact. During testing the tip of the ESD Test generator discharge module shall be directly contacted with one of the discharge pads DP1 or DP2 of the ESD test board. For this purpose, the discharge points DP1 and DP2 are implemented as rounded vias in the layout of the ESD test board and are directly connected by a trace 15 (-0 +5) mm with the respective pin of the ESD suppression device. Test Equipment Requirements: ESD test generator: ESD test board: according to [IEC1]; contact discharge module with discharge capacitor 150 pf and discharge resistor 330 according to Appendix A Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 12

3.3.2 Test procedure and parameters The required tests are defined in Table 3-3 and should be done on three samples. Parameter Coupling of ESD: Description direct galvanic coupled using a Contact Discharge Module according to [IEC1] (C = 150 pf, R = 330 ) Test circuit: DP1 Connector side 49.9 GND DP2 DUT 1 49.9 GND GND Note: All resistors shall be from the SMD design 1206 or 0805 with a maximum tolerance of 1 %. The exact type ID and manufacturer of the used resistors must be documented in the test report. ESD test voltage: Number of discharges: Time between discharges: Damage evaluation criteria: 8 kv 20 per polarity 5 s deviate by more than 1 db from the original value after performing the tests for S-Parameter S dd11, and S cd21 ) 1 for frequencies f 200 MHz deviate by more than 0.1 db from the original value after performing the tests for S-Parameter S dd21 for frequencies f 200 MHz Note: The S-Parameter measurements should be done according to section 03. Level at noise floor or strong resonances shall be ignored for evaluation. ) 1 for simplification of measurement the S-Parameter S cd21 shall be measured with the same test setup as used for the other required parameters. Test procedure: 1. S-Parameter reference measurement before ESD test 2. Apply ESD discharges at DP1 ( 8 kv, 20 per polarity, 5 s delay) 3. Apply ESD discharges at DP2 ( 8 kv, 20 per polarity, 5 s delay) 4. Evaluate damage using damage evaluation criteria Table 3-3: Test parameters for ESD damage tests Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 13

The tests shall be performed and documented according the scheme given in Table 3-4. Test Discharge points Comment Sample E1 DP1 Line 1 E2 DP2 Line 2 3 samples Table 3-4: Required ESD tests for damage The ESD suppression device must withstand the ESD discharge without damage according to the damage evaluation criteria. Recommended limits are given in Appendix B.2. Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 14

3.4 ESD discharge current measurement 3.4.1 Test setup The setup given in Figure 3-3 shall be used for measuring the ESD discharge current through a 100BASE- T1 transceiver simulation network if the ESD suppression device is used as a part of the MDI network. ESD Simulator MDI test network with DUT RF Coax connector Ground plane ESD Test board Measurement equipment Test generator with contact discharge module GND RF Coax connector DSO 50Ω 50Ω Ground reverse line Test generator Discharge points DP1, DP2 Surface connection ESD Test board to Test board support Connection point Ground plane ESD Test board ESD Test board fixture Surface connection Test board fixture to ground plane Ground plane (minimal 0.5 x 0.5 m) Figure 3-3: Test setup for ESD discharge current measurement The ground plane with a minimum size of 0.5 x 0.5 m builds the reference ground plane for the ESD Test setup and must be connected with the electrical grounding system of the test laboratory. The ESD Test generator ground cable shall be connected to this reference plane. The test board fixture realizes the positioning of the ESD Test board and the electrical connection of the ESD Test board ground plane with the reference ground plane. This connection must have low impedance (R < 25 m ) and should be built by a surface contact. During testing the tip of the ESD Test generator discharge module shall be directly contacted with one of the discharge pads DP1 or DP2 of the ESD test board. For this purpose, the discharge points DP1 and DP2 are implemented as rounded vias in the layout of the ESD test board and are directly connected by a trace 15 (-0 +5) mm with the MDI test network. Shielded cables are used for connection of measurement outputs of the MDI test network on the ESD test board to the DSO with 50Ω input impedance. An additional attenuator prevents the DSO inputs from damage. Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 15

Test Equipment Requirements: ESD test generator: DSO ESD test board: according to [IEC2]; contact discharge module with discharge capacitor 150 pf and discharge resistor 330 50 Ω input impedance, minimum 1GHz analog input bandwidth according to Appendix A 3.4.2 Test procedure and parameters The required tests are defined in Table 3-5 and should be done on three samples. Parameter Coupling of ESD: Description direct galvanic coupled using a Contact Discharge Module according to [IEC2] (C = 150 pf, R = 330 ) Test circuit: MDI test network ESD Test port RF Coax connector 100BASE-T1 Transceiver Simulation network CMC (200µH) ESD device 1 DP1 25 100nF DUT DP2 25 100nF 50 50 25 25 1k (1%) 1k (1%) 4.7nF DSO ESD Test board 10k Note: All resistors shall be from the SMD design 1206 or 0805 with a maximum tolerance of 1 %. The exact type ID and manufacturer of the used resistors must be documented in the test report. ESD test voltage: Evaluation criteria: 4 kv, 6 kv Measured ESD discharge current shape. Table 3-5: Test parameters for ESD discharge current measurement Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 16

The tests shall be performed and documented according the scheme given in Table 3-6. Test Discharge points Comment Sample E1 DP1 Line 1 E2 DP2 Line 2 3 samples Table 3-6: Required ESD discharge current measurement For each test case an ESD discharge current curve with the measured MDI test network current as the parameter has to be carried out and presented in the test report in a diagram. All current point of the measured ESD discharge current shapes shall be below the recommended limits given in Appendix B.3. Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 17

3.5 Test of unwanted Clamping Effect at RF immunity Tests 3.5.1 Test setup For testing the unwanted clamping effect of ESD suppression device at RF immunity tests a 4-port VNA or 2-port network analyser in combination with a RF amplifier, RF attenuator and a special test fixture (adapter test board) according to Figure 3-4 shall be used. Network analyzer VNA MDI Test network with DUT RF Amplifier 50 Ω / 40dB Test fixture RF Attenuator 50 Ω / 40dB Figure 3-4: Test setup for RF clamping test Test equipment requirements: Network analyser: RF Amplifier: RF Attenuator: 4-port vector network analyser or 2-port analyser f = 1 MHz to 1000 MHz (in minimum) Impedance 50 Ω, gain 40 db, P CW 10 W Impedance 50 Ω, attenuation 40 db Test fixture: mixed mode test circuit board according to Appendix A, figure A.1 or two port test circuit board in dependence on Appendix A, figure A.1 Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 18

3.5.2 Test procedure and parameters The required tests are defined in Table 3-7 and should be done on one sample. Parameter Frequency range: S-Parameter power level: VNA measurement test circuit: Description 1 MHz to 1 GHz, logarithmic scale S 21 (CMR), log. magnitude in db / transceiver side Port definitions: Logic port 1: physical port 1 / connector side Logic port 2: physical port 2 / transceiver side Pin 1 of CMC is placed on transceiver side (logic port 1) S 21 measurement: 50 Ω input impedance at each measurement port Single ended VNA Port 1 (50 Ohm) ESD device CMC (200µH) Single ended VNA Port 2 (50 Ohm) DUT 1 Test power level: Dwell time per power level: Evaluation of saturation effect: Test procedure: Forward power: 27 dbm, 33 dbm, 39 dbm (applied to DUT) 60 s Maximum deviation of 1 db for power levels 33 dbm and 39 dbm from reference value for 27 dbm 1. Test with power level 27 dbm for setting the reference value 2. Test with power level 33 dbm and evaluation 3. Test with power level 39 dbm and evaluation Table 3-7: Test parameters for RF clamping test Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 19

The tests shall be performed and documented according the scheme given in Table 3-8. Test S- Parameter Sample RF-CL S 21 (CMR) 1 sample Table 3-8: Required RF clamping test The ESD suppression device should not show any clamping effect during the RF clamping test according to the evaluation criteria. Recommended limits are given in Appendix B.4. Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 20

Appendix A - Test Circuit Boards A.1 General requirements for test fixtures A printed circuit board design with RF board-to-coax connectors shall be used for all test fixtures. To ensure reliable RF parameters of the test fixture, a PCB with at least two layers with enlarged GND reference plane is required. The traces on the test board should be designed as 50 (+/- 5) Ohm single ended transmission line with a length as short as possible. For design of footprint the related specification of ESD suppression device manufacturer have to be meet. For S-Parameter 3-Port test fixture additional specific requirements are defined in section A.2. In general the test fixture design and the method of connecting the ESD suppression device with the test fixture shall allow high accuracy and reproducible test results. A.2 Self-balance requirements for S-Parameter test fixture The 3-Port test fixture (test circuit board with soldered RF connectors) used for balance measurement shall have a very high grade of self-balance. To ensure the test fixture self-balance characteristic of symmetrical network at logical port 2 (common mode), the traces between the DUT and all resistors (R 1, R 2 and R 3) must kept highly symmetric and as short as possible. To prove the test fixture self-balance characteristic, the test parameter and requirements given in Table A-1 are defined. Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 21

Parameter Frequency range: S-Parameter: VNA measurement circuit: Description 1 MHz to 1 GHz, logarithmic scale S sd21 (DCMR), log. magnitude in db Port definitions: Differential mode input (logical port 1): 50 Ω impedance each Common mode output (logical port 2): symmetrical single ended network with 200 Ω impedance R = R 1 R 2 + R 3 + R VNA port 2a VNA port 1a (50 Ohm) Logical port 1 3-Port test fixture R1 49.9 R3 124 Logical port 2 VNA port 1b (50 Ohm) DUT not soldered R2 49.9 Note: The DUT shall be not soldered at the fixture self-balance measurement. Requirement: 75 1 f 10 DCMR 75 20log ( f ) 10 10 f 100 db, frequency f in MHz ( 55 33log ( f 100 100 f 200 ) S-Parameter measurement ESD supression device for 100BASE-T1 Item: Self-balance requirement for 3-Port test fixture Differential to Common mode Rejection (S sd21 ) Limit 10 20 30 40 50 60 70 80 90 100 [db] f [MHz] 1 75 10 75 100 55 200 45 DCMR [db] 1 10 100 1000 [MHz] Table A-1: Test parameters and requirements for 3-Port test fixture Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 22

A.3 Example for test fixture S-Parameter measurement The reference points by calibration are the pads of the DUT at the test fixture board. Figure A-1: Example Test fixture S-Parameter measurement - mixed mode, top layer Figure A-2: Example Test fixture S-Parameter measurement - single ended, top layer Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 23

A.4 Example for test fixture ESD tests The reference points by calibration are the input of RF connector (SMA) at the test fixture board. Figure A-3: Example Test fixture ESD tests, top layer A.5 Example for Test Fixture ESD Discharge Current Measurement Figure A-4: Example Test fixture ESD discharge current measurement, top layer Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 24

Appendix B Recommended Limits for Tests B.1 S-Parameter Measurements For evaluation of mixed mode S-Parameters limits for each parameter are given in Figure B-1 through Figure B-3 are recommended for stand-alone ESD suppression devices. The limits are valid for test cases S1 through S3. For passive components with internal ESD suppression unit in combination with a common mode termination circuit limits will be different and are under discussion. 27 1 f 10 RL ( 27 9.75log ( f ) 10 db, frequency f in MHz 10 f 66) S-Parameter measurement ESD supression device for 100BASE-T1 Item: RL (S dd11 ) Limit 0 10 20 [db] f [MHz] 1 27 10 27 66 19 RL [db] 30 40 50 60 1 10 100 [MHz] 1000 Figure B-1: Recommended limit for S dd11 (RL) Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 25

IL 0.5 1 f 10 0.5 + 0.39log ( f ) 10 f 33 10 ( 0.8 + 1.00log ( f ) 33 f 66 33 ) db, frequency f in MHz S-Parameter measurement ESD supression device for 100BASE-T1 Item: IL (S dd21 ) Limit -1,0 0,0 1,0 [db] f [MHz] IL [db] 1 0.5 10 0.5 33 0.7 66 1.0 2,0 3,0 4,0 5,0 1 10 100 [MHz] 1000 Figure B-2: Recommended limit for S dd21 (IL) 70 1 f 10 DCMR 70 20log ( f ) 10 10 f 100 db, frequency f in MHz ( 50 33log ( f 100 100 f 200 ) S-Parameter measurement ESD supression device for 100BASE-T1 Item: Differential to Common mode Rejection (S sd21 ) Limit 10 20 30 40 50 60 70 80 90 100 [db] f [MHz] 1 70 10 70 100 50 200 40 DCMR[dB] 1 10 100 1000 [MHz] Figure B-3: Recommended limit for S sd21 (DCMR) Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 26

B.2 Damage from ESD It is recommended that the ESD suppression device must withstand the ESD discharge with discharge voltage amplitude of +/- 8 kv without damage. B.3 ESD Discharge Current Measurement For evaluation of the impact of ESD suppression device to ESD discharge current through a 100BASE-T1 transceiver simulation network limits given in Figure B-4 are recommended. The limits are valid for test cases E1 and E2. ESD Discharge current measurement DUT: 100BASE-T1 MDI interface + ESD device 16 14 12 10 8 6 4 2 0-2 -4 [A] ESD currrent +4kV / initial shape ESD currrent +4kV / Example DUT Limit VESD = 4kV Limit VESD = 6kV 0 20 40 60 80 100 120 [ns] 140 Figure B-4: Recommended limits for ESD discharge current B.4 Test of unwanted Clamping Effect at RF Immunity Tests It is recommended that the ESD suppression device doesn t show any clamping effect during the RF clamping test with a power amplitude of 39 dbm. === END OF DOCUMENT === Restriction Level: public 100BASE-T1 EMC Test Specification for ESD Suppression Devices Oct-17 27