Register Programmable Clock Generator AK8141

Similar documents
1.8V/3.0V Single-PLL Clock Generator

1.8V/3.0V Single-PLL Clock Generator AK8150C

Two Outputs Clock Generator AK8146B

Low Power Multiclock Generator with XO AK8137A

AK6512CA SPI bus 64Kbit Serial CMOS EEPROM

AK93C45C/55C/65C 1K/2K/4Kbit Serial CMOS EEPROM

AK93C45A / 55A / 65A / 75A

General Description. Feature

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

FUNCTION. AVDD Port1. I/O Buffer AVDD AK4254

A product Line of Diodes Incorporated. Description OUT0 OUT0# OUT1 OUT1# OUT2 OUT2# OUT3 OUT3#

ASM5P2308A. 3.3 V Zero-Delay Buffer

SM Features. General Description. Applications. Block Diagram

T1/E1 CLOCK MULTIPLIER. Features

Description OUT0 1 OUTA1 OUTA1 2 OUTA2 3 OUTA3 OUTA4 OUTB1 6 OUTB2 7 OUTB2 OUTB3 OUTB4. All trademarks are property of their respective owners.

UNISONIC TECHNOLOGIES CO., LTD

SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer

SM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

1.8V to 3.3V LVCMOS High Performance Clock Buffer Family

AKD4186-A --- Evaluation board for AK4186. Control Port AK4186ECB OPTION PORT1 PORT2

NB2304A. 3.3V Zero Delay Clock Buffer

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SGU04FU IN A GND

Features. Applications

Features. Description. Applications. Block Diagram PT7M3808. Fixed Voltage Diagram. Adjustable Voltage Diagram(PT7M3808G01)

ABLIC Inc., Rev.1.4_00

NAND32GW3F4A. 32-Gbit (4 x 8 Gbits), two Chip Enable, 4224-byte page, 3 V supply, multiplane architecture, SLC NAND flash memories.

AKD4220-A AK4220 Evaluation Board Rev.0

3.3V ZERO DELAY CLOCK BUFFER

ICS Frequency Generator and Integrated Buffer. Integrated Circuit Systems, Inc. General Description. Applications.

NB2308A. 3.3 V Zero Delay Clock Buffer

LAPIS Semiconductor ML9298

Freescale Semiconductor, I

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

LC75700T/D. Key Scanning IC

I 2 C Touch Screen Controller

LE2416RLBXA. Overview. Functions. CMOS IC Two Wire Serial InterfaceEEPROM (16k EEPROM)

Is Now Part of To learn more about ON Semiconductor, please visit our website at

MOS INTEGRATED CIRCUIT

PI6CEQ PCIe Gen2 / Gen3 Buffer. Features. Description. Applications. Block Diagram. Pin Configuration (20-Pin TSSOP & 20-Pin QSOP)

MOS INTEGRATED CIRCUIT

S-2900A. Rev.1.1. CMOS 512-bit SERIAL E 2 PROM

LC79431KNE. CMOS LSI Dot-Matrix LCD Drivers. Ordering number : ENA2124

NB2308A. 3.3 V Zero Delay Clock Buffer

Pentium Processor Compatible Clock Synthesizer/Driver for ALI Aladdin Chipset

Semiconductor June 1992

AF / 12. General Description. Features. Applications. Package. Pin. Configurations AF-V1.0. Analog Future

CAT28C17A 16K-Bit CMOS PARALLEL EEPROM

LE24L042CS-B. Overview. Functions. CMOS IC Two Wire Serial Interface EEPROM (4k EEPROM)

Frequency Generator for Pentium Based Systems


Features. Applications

AKD4346-SA Evaluation board Rev.0 for AK4346

XRD87L85 Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter

CAP+ CAP. Loop Filter

LC75700T. Key Scan IC. Package Dimensions. Overview. Features CMOS IC

8K X 8 BIT LOW POWER CMOS SRAM

CAT28C K-Bit Parallel EEPROM

Reset Output. Active high Active low Active high Active low

Figure 1: TSSOP-24 ( Top View ) Figure 2: TQFN 4x4-24 ( Top View )

FIN1102 LVDS 2 Port High Speed Repeater

AS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb

LC75808E, 75808W. 1/8 to 1/10 Duty LCD Display Drivers with Key Input Function

N551C321. Table of Contents-

USB/Charger and Over-Voltage Detection Device

PI6C :4 Clock Driver for Intel PCI Express Chipsets. Features. Description. Block Diagram. Pin Configuration

MB85R K (32 K 8) Bit. Memory FRAM DS E CMOS DESCRIPTIONS FEATURES PACKAGES FUJITSU SEMICONDUCTOR DATA SHEET

TC4049BP,TC4049BF, TC4050BP,TC4050BF

ACE24AC128 Two-wire Serial EEPROM

PI4IOE5V bit general purpose outputs for 1MHz I 2 C bus

FIN1101 LVDS Single Port High Speed Repeater

PI6C20400A. 1:4 Clock Driver for Intel PCIe Chipsets. Features. Description. Pin Configuration. Block Diagram

8K X 8 BIT LOW POWER CMOS SRAM

WILLAS ELECTRONIC CORP CHANNEL LOW CAPACITANCE ESD PROTECTION DIODES ARRAY DESCRIPTIONS SOT-23-6 FEATURES APPLICATIONS ORDERING INFORMATION

LC79401KNE. CMOS LSI Dot-Matrix LCD Drivers. Ordering number : ENA1419

HCTL-2017 Quadrature Decoder/Counter Interface ICs

TP6836. USB 2.4G RF Dongle. Data Sheet

SII Semiconductor Corporation, 2015 Rev.1.0_01

High Speed 10-bits LVDS Transmitter EP103. User Guide V0.6

Is Now Part of To learn more about ON Semiconductor, please visit our website at

SQFlash Industrial SD Card SQFlash Technical Manual

LE24512AQF. Overview. Functions. CMOS IC Two Wire Serial Interface EEPROM (512k EEPROM)

S-2812A/2817A. Rev.1.1. CMOS 16K-bit PARALLEL E 2 PROM

74VCX00 Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs

Since a 32-pin plastic SSOP package is used, the display unit size can be reduced.

QPRO Family of XC1700E Configuration PROMs

Features RX0+ RX0- RX1+ RX1- RX2+ RX2- RX3+ RX3- RCK+ RCK- PWRDWN

PCA bit multiplexed/1-bit latched 6-bit I 2 C EEPROM DIP switch

PI6C20800B. PCI Express 3.0 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration (48-Pin TSSOP)

MPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND

XRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter

SII Semiconductor Corporation, 2017 Rev.1.1_00

FM24C02A 2-Wire Serial EEPROM

E P AP3615. Pin Assignments. Description. Features. Applications 5 CHANNEL CHARGE PUMP CURRENT SINK FOR LED DRIVER AP3615

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUADRUPLE BUS SWITCH WITH INDIVIDUAL ACTIVE LOW ENABLES

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Transcription:

ASAHI KASEI EMD CORPORATION Register Programmable Clock Generator Features Input Frequency: 48MHz/24MHz/12MHz/27MHz (Selectable) Output Frequency: 27MHz 50MHz by 1MHz step, 33.75MHz/40.5MHz/49.5MHz (Selectable) Low Jitter Performance: 15 ps (Typ.) Period 1s Low Current Consumption: 3.5mA (Typ.) at 27MHz, 3.0V 4.5mA (Typ.) at 50MHz, 3.0V Output Load: 15pF(Max) Supply Voltage: 2.7 3.6V Operating Temperature Range: -20 to +85 Package: 8-pin USON Description The is a single clock generator IC with an integrated PLL. It can generate a 27.0MHz 50.0MHz by 1MHz step or 33.75MHz, 40.5MHz, 49.5MHz clock from a 48MHz, 24MHz, 12MHz and 27MHz master clock input frequency. The output can be enabled or disabled with pin and the frequency can be changed via three-line serial interface. The high performance PLL locks to the master clock input, generating a low jitter, highly accurate clock output without an external crystal. Applications Digital Still Camera Digital Video Camera Block Diagram VDD VSS CLKIN INPUT Buffer PLL OUTPUT Buffer CLKOUT OE Register XLAT SCLK SDATA Register Programmable Clock Generator 1

The brand name PIN DESCRIPTION Package: 8-Pin USON ( Top View) Pin No. Pin Name Pin Type Description 1 OE IN CLKOUT output enable control L : CLKOUT= L and power down. H : active 2 VDD -- Power supply 3 VSS -- Ground Clock output Output clock frequency is selectable to 27.0MHz or 50.0MHz 4 CLKOUT OUT by 1MHz step, or 33.75MHz, 40.5MHz, 49.5MHz through the three-line serial interface. In power down mode (OE = L ), this pin is L. 5 SDATA IN Serial data input 6 SCLK IN Serial clock input 7 XLAT IN Serial write control 8-bits serial data is stored at the rising edge of this input. Set H except during serial write process Clock input Input frequency is selected from 48MHz, 24MHz, 12MHz or 27MHz via the serial interface. Place the in power 8 CLKIN IN down (OE = L ) mode when an input clock is not supplied. Unstable input to the CLKIN causes the unstable CLKOUT signal. DC input to the CLKIN also causes the unstable CLKOUT signal. (1) Internal pull down 100kW (Typ.) (1) (1) Ordering Information Part Number Marking Shipping Packaging Package Temperature Range U 8141 Tape and Reel 8-pin USON -20 to 85-2 -

The brand name Absolute Maximum Rating Over operating free-air temperature range unless otherwise noted (1) Items Symbol Ratings Unit Supply Voltage VDD -0.3 to 4.6 V Input Voltage Vin VSS-0.3 to VDD+0.3 V Input Current (any pins except supplies) I IN ±10 ma Storage Temperature Tstg -55 to 130 C Note (1) Stress beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. ESD Sensitive Device This device is manufactured on a CMOS process, therefore, generically susceptible to damage by excessive static voltage. Failure to observe proper handling and installation procedures can cause damage. AKEMD recommends that this device is handled with appropriate precautions. Recommended Operation Conditions Parameter Symbol Conditions Min Typ Max Unit Operating Temperature Ta -20 85 C Supply Voltage VDD 2.7 3.0 3.6 V Input Clock Frequency Fin 48.0 24.0 12.0 27.0 Input Clock Duty Cycle 50 % Output Load Capacitance Cp1 Pin: CLKOUT 15 pf MHz - 3 -

The brand name DC Characteristics All specifications at VDD: over 2.7 to 3.6V, Ta: -20 to +85, unless otherwise noted Parameter Symbol High level input voltage V IH Pin: CLKIN, OE, XLAT, SCLK, SDATA Conditions Min Typ Max Unit 0.7*VDD Low level input voltage V IL Same as above 0.3*VDD V Input leakage current 1 I L 1 Pin: CLKIN, SCLK, SDATA -10 +10 µa Input leakage current 2 I L 2 OE -10 +75 µa Input leakage current 3 I L 3 XLAT -75 +10 µa V High level output voltage V OH CLKOUT IOH= -4mA (VDD=3.0V, Ta=25 C) 0.8*VDD V Low level output voltage V OL CLKOUT IOL = +4mA (VDD=3.0V, Ta=25 C) 0.2*VDD V No load Current Consumption1 I DD1 CLKIN=48MHz CLKOUT=27MHz 3.5 ma (VDD=3.0V, Ta=25 ) No load Current Consumption2 I DD2 CLKIN=48MHz CLKOUT=50MHz 4.5 ma (VDD=3.0V, Ta=25 ) Power down current I pd OE= L FSEL= L or open 0 10 μa AC Characteristics All specifications at VDD: over 2.7 to 3.6V, Ta: -20 to +85, unless otherwise noted Parameter Symbol Conditions MIN TYP MAX Unit Output Clock Duty Cycle (2) (3) 45 50 55 % Output Clock Rise Time (2) (3) t rise 0.2VDD to 0.8VDD 4.0 ns Output Clock Fall Time (2) (3) t fall 0.2VDD to 0.8VDD 4.0 ns Output Clock Jitter (2) (3) Jit Period, 1s 15 ps Output Lock Time (1) t lock Power-up 1 ms (1) The time that output reaches the target frequency within accuracy of ±0.1% from the point that the power supply reaches VDD (2) With the load capacitance specified by the recommended operation conditions (3) Design value - 4 -

The brand name Serial Interface t3 t4 SDATA t1 D0 D1 A6 A7 t2 SCLK t5 t6 t7 XLAT Note) It might cause a write access if SCLK rise while XLAT stay at Low. Symbol Parameter Min Typ Max Unit t1,t2 SCLK pulse width 50 ns t3 SDATA setup time 50 ns t4 SDATA hold time 50 ns t5 SCLK rising edge to XLAT falling edge 50 ns t6 XLAT pulse width 50 ns t7 XLAT rising edge to SCLK falling edge 50 ns - 5 -

The brand name Package Information Mechanical data (Units:mm) Marking a: #1 Pin Index b: Part number c: Date code (3 digits) AKM and the logo - - are the brand and identify that AKEMD continues to offer the best choice for high performance mixed-signal solution under this brand. RoHS Compliance All integrated circuits form Asahi Kasei EMD Corporation (AKEMD) assembled in lead-free packages* are fully compliant with RoHS. (*) RoHS compliant products from AKEMD are identified with Pb free letter indication on product label posted on the anti-shield bag and boxes. - 6 -

The brand name Functional Description Register map has one 8-bit register. The register map is shown below. Address Data A[7:0] D7 D6 D5 D4 D3 D2 D1 D0 FFh INFRQ1 INFRQ0 0 OUTFRQ4 OUTFRQ3 OUTFRQ2 OUTFRQ1 OUTFRQ0 Note) D5 should be set to 0. Register setting The data for the register is set via the serial interface such as SCLK pin, SDATA pin and XLAT pin. It is recommended that the register access is executed while OE pin = L. Important It must be set the appropriate data to the register as the procedure shown below after power up. The does not have a reset function on the register. <Register setting procedure after power up> 1) Power up with OE= L. 2) Set values to the register. 3) Set OE= H. Register bit Function INFRQ1-0 [Write] Input clock frequency is configured with these bits. INFRQ1 INFRQ0 Input frequency 0 0 48MHz 0 1 24MHz 1 0 12MHz 1 1 27MHz - 7 -

The brand name OUTFRQ4-0 [Write] Output clock frequency is configured with these bits. OUTFRQ4 OUTFRQ3 OUTFRQ2 OUTFRQ1 OUTFRQ0 CLKOUT 0 0 0 0 0 27.00MHz 0 0 0 0 1 28.00MHz 0 0 0 1 0 29.00MHz 0 0 0 1 1 30.00MHz 0 0 1 0 0 31.00MHz 0 0 1 0 1 32.00MHz 0 0 1 1 0 33.00MHz 0 0 1 1 1 33.75MHz 0 1 0 0 0 34.00MHz 0 1 0 0 1 35.00MHz 0 1 0 1 0 36.00MHz 0 1 0 1 1 37.00MHz 0 1 1 0 0 38.00MHz 0 1 1 0 1 39.00MHz 0 1 1 1 0 40.00MHz 0 1 1 1 1 40.50MHz 1 0 0 0 0 41.00MHz 1 0 0 0 1 42.00MHz 1 0 0 1 0 43.00MHz 1 0 0 1 1 44.00MHz 1 0 1 0 0 45.00MHz 1 0 1 0 1 46.00MHz 1 0 1 1 0 47.00MHz 1 0 1 1 1 48.00MHz 1 1 0 0 0 49.00MHz 1 1 0 0 1 49.50MHz 1 1 0 1 0 50.00MHz 1 1 0 1 1 (*1) 1 1 1 0 0 (*1) 1 1 1 0 1 (*1) 1 1 1 1 0 (*1) 1 1 1 1 1 (*1) (*1) 40.5MHz - 8 -

The brand name IMPORTANT NOTICE These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., LTD. (AKM) sales office or authorized distributor concerning their current status. AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein. Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials. AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here: (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for application in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification. - 9 -