TRACE32. Product Overview

Similar documents
NEWS 2018 CONTENTS SOURCE CODE COVERAGE WORKS WITHOUT CODE INSTRUMENTATION. English Edition

NEWS 2017 CONTENTS HYPERVISOR. Seamless debugging through all software layers. English Edition

Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

Support for RISC-V. Lauterbach GmbH. Bob Kupyn Lauterbach Markus Goehrle - Lauterbach GmbH

CONTENTS SOURCE CODE COVERAGE WORKS WITHOUT CODE INSTRUMENTATION. 2 Code Coverage Live. Trace-based MCDC Coverage. 5 Tracing via PCI Express

BlueBox On-Chip Analyzers

A Seamless Tool Access Architecture from ESL to End Product

Introduction to Embedded Systems

Software Design Challenges for heterogenic SOC's

Validation Strategies with pre-silicon platforms

CONSIDERATIONS FOR THE DESIGN OF A REUSABLE SOC HARDWARE/SOFTWARE

NEWS Multicore Debugging. its multicore debugging. ARM s big.little Systems NEWS 2013 CONTENTS DEBUGGER, REAL-TIME TRACE, LOGIC ANALYZER

Nexus Instrumentation architectures and the new Debug Specification

The Challenges of System Design. Raising Performance and Reducing Power Consumption

Welcome to LAUTERBACH. Expert s Forum. Solving the Multi-Core Challenge. March 1st, 2011 Hsin Chu, Taiwan. Tom Meyer General Manager, Lauterbach China

Tracking the Virtual World

Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics

Simplify System Complexity

Using Virtual Platforms To Improve Software Verification and Validation Efficiency

Does FPGA-based prototyping really have to be this difficult?

FPGA Adaptive Software Debug and Performance Analysis

TRACE32 Getting Started... ICD In-Circuit Debugger Getting Started... ICD Introduction... 1

Overview of Development Tools for the ARM Cortex -A8 Processor George Milne March 2006

Software Driven Verification at SoC Level. Perspec System Verifier Overview

Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews

S2C K7 Prodigy Logic Module Series

Simplify System Complexity

_ V Renesas R8C In-Circuit Emulation. Contents. Technical Notes

Tile Processor (TILEPro64)

Designing with ALTERA SoC Hardware

Chapter 1 Computer System Overview

Test and Verification Solutions. ARM Based SOC Design and Verification

Video Interface Module for TI EVM TMDXEVM8148 and TMDXEVM368

NS115 System Emulation Based on Cadence Palladium XP

Lab 1. OMAP5912 Starter Kit (OSK5912)

Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim

Optimizing ARM SoC s with Carbon Performance Analysis Kits. ARM Technical Symposia, Fall 2014 Andy Ladd

Copyright 2014 Xilinx

Error Detection by Code Coverage Analysis without Instrumenting the Code

Renesas 78K/78K0R/RL78 Family In-Circuit Emulation

2-bit ARM Cortex TM -M3 based Microcontroller FM3 Family MB9A130 Series

Contents. Cortex M On-Chip Emulation. Technical Notes V

_ V ST STM8 Family On-Chip Emulation. Contents. Technical Notes

Precise Continuous Non-Intrusive Measurement-Based Execution Time Estimation. Boris Dreyer, Christian Hochberger, Simon Wegener, Alexander Weiss

_ V PowerPC 4xx Family On-Chip Emulation. Contents. Technical Notes

Checking out" the hypervisor

Employing Multi-FPGA Debug Techniques

NEC 78K0- Family On-Chip Emulation

ARM Processors for Embedded Applications

10 Steps to Virtualization

Designing, developing, debugging ARM Cortex-A and Cortex-M heterogeneous multi-processor systems

Keil uvision development story (Adapted from (Valvano, 2014a))

SimXMD Co-Debugging Software and Hardware in FPGA Embedded Systems

Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs. August 2015

SimXMD: Simulation-based HW/SW Co-Debugging for FPGA Embedded Systems

Parallel Simulation Accelerates Embedded Software Development, Debug and Test

From Hardware Trace to. System Knowledge

FPQ9 - MPC8360E implementation

Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs

MPLAB SIM. MPLAB IDE Software Simulation Engine Microchip Technology Incorporated MPLAB SIM Software Simulation Engine

Cover TBD. intel Quartus prime Design software

It's not about the core, it s about the system

Cover TBD. intel Quartus prime Design software

Chapter 15 ARM Architecture, Programming and Development Tools

Introduction CHAPTER IN THIS CHAPTER

LEON4: Fourth Generation of the LEON Processor

A Seamless Tool Access Architecture from ESL to End Product. Albrecht Mayer (Infineon Microcontrollers) S4D Conference Sophia Antipolis, Sept.

NEWS Communication: The Key to Success. Panel Discussions. Expert Seminars CONTENTS. Committed to Standards

BlueBox IOM Accessories

Embedded Hardware and Software

Early Software Development Through Emulation for a Complex SoC

Contents of this presentation: Some words about the ARM company

SimXMD Simulation-based HW/SW Co-debugging for field-programmable Systems-on-Chip

Modular ARM System Design

Combining Arm & RISC-V in Heterogeneous Designs

Virtual Hardware ECU How to Significantly Increase Your Testing Throughput!

AT-501 Cortex-A5 System On Module Product Brief

An Introduction to the MPC57xx Nexus Aurora Interface

Building blocks for 64-bit Systems Development of System IP in ARM

Multi-core microcontroller design with Cortex-M processors and CoreSight SoC

Design Choices for FPGA-based SoCs When Adding a SATA Storage }

Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World

Formal for Everyone Challenges in Achievable Multicore Design and Verification. FMCAD 25 Oct 2012 Daryl Stewart

Designing with Nios II Processor for Hardware Engineers

TRACE32 Documents... Debug Back-Ends... GTL Debug Back-End Introduction... 2 Related Documents 2 Contacting Support 2

Altera SDK for OpenCL

Cycle Approximate Simulation of RISC-V Processors

System Performance Optimization Methodology for Infineon's 32-Bit Automotive Microcontroller Architecture

Measurement Solution for new Radar Microcontroller V

Evaluating SiFive RISC- V Core IP

International Journal of Current Research and Modern Education (IJCRME) ISSN (Online): ( Volume I, Issue II, 2016

Quick Start Guide TRK-KEA. Kinetis EA Series MCUs for Automotive Electronics Applications. StarterTRAK

MYC-C7Z010/20 CPU Module

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface

Fujitsu 2010 FAE Training Lab Sunnyvale, CA

System Level Instrumentation using the Nexus specification

CMP Conference 20 th January Director of Business Development EMEA

Yafit Snir Arindam Guha Cadence Design Systems, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces

Overview. Technology Details. D/AVE NX Preliminary Product Brief

Transcription:

TRACE32 Product Overview

Preprocessor Product Portfolio Lauterbach is the world s leading manufacturer of complete, modular microprocessor development tools with 35 years experience in the field of embedded designs and has supported debugging and tracing of multicore chips for more than 10 years. It provides integrated debug environment for embedded designs with its TRACE32 tools which consist of: View as universal GUI tools for debugging Trace tools for program/data flow trace Integrator tools for logic analyzing Software-only tools for debugging and tracing Introduction Lauterbach TRACE32 tools support over 80 of the most common microprocessor architectures in use in the embedded market. The tools are designed around common modules which are universal and architecture independent. The tools play a very important role in the development of embedded systems and are used in the following ways: Most modern cores for the embedded market have a debug port, and the tools can be connected to this to control the core, access the data being processed by the core and then debug by single stepping, breaking, tracking values of variables and reading registers and memory. This means developers can diagnose software failures and memory corruption issues and correct the system to make it perform as expected. and Trace In many applications it is no longer enough to run a simple test on your code. In markets such as automotive, medical, aerospace and defence, it is increasingly necessary to prove how the code behaved under all possible conditions. This requires the tools to record the program flow information from the core via the target cores integrated trace port. Both long-term and high-speed trace options are supported., Trace and Logic Analyzer In addition a logic analyzer can be integrated to provide signal trace for logic analysis and protocol analysis as well as correlating power usage to the code operation. and Trace with Software-only Tools Development is increasingly being undertaken in virtual targets, RTL simulators and emulators. As the technology and market leader of microprocessor development tools Lauterbach is active in this development area, i.e. TRACE32 as Front End allows debugging and tracing of virtual prototypes as well as accessing emulation models via a separate Back End interface. Furthermore Lauterbach is ready to support debugging solutions for native connections between host and target. PRO Trace II Integrator II Port Trace Port CPU Target Hardware 2

Product Functionality TRACE32 tools are able to provide a complete debug environment with all standard functionalities, as well as some more advanced features. Listed below are the major functionalities provided by TRACE32 hardware tools. A system normally consists of a standard interface module and an architecture-specifi c debug cable providing standard debug features such as: ging JTAG, cjtag, SWD and other debug interfaces Run control (program-/data-breakpoints, single stepping, real-time trigger) FLASH programming Multicore/multiprocessing debugging OS-support with task analysis, UEFI HLL debugging (C, C++) Trace-based Code Coverage and Trace A trace system is composed of standard debug/trace modules and architecture-specific debug cables/trace probes (called preprocessors), which connect the base modules to the targets. Besides debug features it provides additionally: Serial and parallel off-chip trace (ETM, Nexus, etc.) Non-intrusive flow trace Time-correlated multicore trace Run-time analysis and statistics Long-time trace (streaming) Code coverage, Trace and Logic Analyzer This is composed of the tools in debug and trace and in addition a logic analyzer module with architecturespecifi c probes for connection to the target. The extra features provided are: Energy Profiling Logic analyzer Protocol analyzer (USB, CAN, I2C, etc.) Energy profi ling Time correlation with trace tools 3 www.lauterbach.com

Product Characteristic Based on Lauterbach s modular concept the hardware tools are composed of two parts: standard base modules and architecture-specific cables/probes. All base modules are completely universal and architecture-independent. The architecture-specifi c cables/probes connect the base modules and targets which enables the migration to new processor architecture through easily changing the cable/probe. View - The Universal GUI View provides an integrated debug environment and a universal interface for the entire tool family. Menus, toolbars and dialog boxes offer intuitive and fast access to all debug, trace and logic analyzer features. It guarantees a consistent control for all tools and a coherent display of all software and hardware information required for debugging, tracing and further analysis. As a fl exible user interface View allows the developers to confi gure the environment to meet their specific needs. For example: Free selection of host interface and host OS Free selection of programming language and compiler Free selection of the OS on the target Free selection of the CASE tools Hardware Tools As debug information is provided by the on-chip debug interface, it becomes possible to test and analyze every aspect of the target operation including the bootstrap code, the target initialization, the interrupts, the drivers and the kernel itself. For OS types which dynamically load processes, a special detection mechanism is provided that catches the processor exactly on the entry point. This allows the developer to debug each process right from the start. USB 3 USB 3 The debugger is available for all the common processors or SoCs on the embedded market. Since Lauterbach is the only provider of tools for many cores, e.g. standard controller, DSPs, FPGA softcores and confi gurable cores, everything can be combined into a multicore chip and debugged with a TRACE32 debug tool. PRO Our range of products: USB 3 USB 3.0 host interface PRO PRO USB 3.0 and Gbit Ethernet host interface 4

Serial Parallel and Trace Hardware Tools Real-time trace supplies fast and systematic troubleshooting capabilities to detect complex errors that only occur under run-time conditions. In addition the recorded time-stamped program/data fl ow allows an overall analysis of the system performance as well as quality assurance features such as code coverage and cache analysis. Over the last decades, Lauterbach has achieved world leading expertise for trace port protocols such as the Embedded Trace Macrocell (ETM) for the ARM architecture and Nexus for the Architecture. Fast trace evaluation and analysis are guaranteed through advanced compression technologies and speed-optimized system software. With up to 4GB trace memory and the possibility of streaming to the host computer, a large amount of program and data fl ow information can be traced. The preprocessor/nexus adapter connects the realtime trace module to the standard trace port connector as defi ned by the silicon manufacturer. Lauterbach has developed custom hardware to meet the special needs of the different technologies. E.g. the preprocessor with AutoFocus II contains a self-calibrating hardware to ensure signal integrity. HSSTP (High- Speed Serial Trace Port) Preprocessor guarantees up to 6.25 Gbit/s data rate between base module and target. PRO Trace PX PRO Trace II Trace PX Trace II Our range of products: Trace PX and PRO 512 MB trace memory Support for parallel trace ports up to 7.4 Gbit/s, 32 channels up to 600MHz sample rate each Support for serial trace for AURIX TM and MPC57xx Trace II and PRO 1 GB / 2 GB / 4 GB trace memory 17 logic analyzer channels Support for parallel trace ports up to 19.2 Gbit/s, 16 channels up to 450MHz sample rate each Support for serial trace ports up to 4 lanes, each lane max. 6.25 Gbit/s USB 3 Combi Combi Combi and USB 3 or PRO For small trace ports up to 4 bit For low bandwidth up to 200 Mbit/s per channel Suitable for system trace 128 MB trace memory

Serial Add-on Hardware Logic Analyzer The logic analyzer is designed as an integral part of the debug environment and fulfi lls the task of recording bus protocols, communication interfaces, interrupts and ports in order to analyze their timing. For instance the time relation between the program/data fl ow information sampled by the real-time trace and signals recorded by the logic analyzer can be viewed through the common IDE View. The View provides ready-to-run software interfaces: To translate bus protocols into a program and data fl ow trace by using the common symbol database of the debugger. To perform various protocol analyses based on the raw data recorded for a communication interface. The logic analyzer supports timing, state and transient recording. Simple and complex fi lters allow an optimized utilization of the trace memory. To analyze complex timing correlation, trigger conditions can be programmed to stop either the logic analyzer recording or the program execution at the precise point of interest. PRO USB 3 Integrator Integr ator Our range of products: Medium speed clock rate (up to 200MHz) 62 channels and 256K transient records Timing analyzer, pattern generator and pulse generator Integrator Up to 500MHz sampling rate (DDR) 204 channels and 512K transient records Integrator II Up to 500 MHz sampling rate (DDR) 102 channels and 64M / 128M / 256M transient records PRO Trace II Integrator II Integr ator II µtrace - and Trace for ARM Cortex -M A new all-in-one debug and trace solution called µtrace has been developed in response to the breakthrough of Cortex -M processors into the embedded market and targets the Cortex -M family specifically. Characteristics USB 3.0 interface to host computer 256 MByte trace memory µtrace µtrace

Software-only Tools Systems are getting more complex with more cores, peripherals, GPU and DSP integration and complex memory hierarchy. Tackling this complexity with system level validation from the early stages of product development on virtual prototypes, RTL simulators and emulators help the engineers to avoid potential problems that might otherwise surface after tape-out. Therefore debugging of virtual prototypes is becoming an important feature. Lauterbach has been working closely with semiconductor design companies and leading EDA partners to provide debugging and trace solutions for pre-silicon hardware and software development and validation. TRACE32 controls the virtual prototype via the universal GUI View as Front End and accesses the simulator and emulator models via a separate Back End interface. The experience and knowledge originating from developing hardware debugging tools has flowed into the development of software-only tools, which ensures the development effi ciency and endows the products with high quality, reliability and universality, e.g. the scripts generated for the virtual targets can be reused later on for the real targets. Front End - TRACE32 View Front End - TRACE32 View Virtual Interface MCD, CADI, VaST, Virtio, GDI, GDB Lauterbach Back End 3rd Party Back End Back End Interface GTL, XCP, USB, VPI 3rd Party Transactors Silicon, FPGA, Emulation, Simulation Silicon, FPGA, Emulation, Simulation 7 www.lauterbach.com

TRACE32 Support for all project phases Lauterbach GmbH Altlaufstraße 40 85635 Höhenkirchen Tel: +49 8102 9876 0 sales@lauterbach.com Visit our offi cial Youtube channel and discover our new tutorials: http://www.youtube.com/user/lauterbachgmbh