Timestamp Provisioning in IEEE 802.3

Similar documents
IN THE FIRST MILE CONSORTIUM. Clause 65 Test Suite v1.1 Technical Document. Last Updated: March 23, :43pm

The University of New Hampshire InterOperability Laboratory 10 GIGABIT ETHERNET. Clause 46 10Gb/s RS Test Suite Version 1.1 Technical Document

10 GIGABIT ETHERNET CONSORTIUM. RS Test Suite V1.2a Technical Document. Last Updated: June 7, :30 pm

THE ETHERNET IN THE FIRST MILE CONSORTIUM. Annex 4A MAC Conformance Test Suite Version 1.0 Technical Document

Fast Ethernet Consortium

MAC & Scope Background for 802.3cg, Priority & PLCA

TELECOMMUNICATION STANDARDIZATION SECTOR

Topic: Specifications of allowable inter packet gap values in IEEE 802.3

Lecture 7: Ethernet Hardware Addressing and Frame Format. Dr. Mohammed Hawa. Electrical Engineering Department, University of Jordan.

Fast Ethernet Consortium

PON TC Layer/MAC Layer Specification Comparison. Yuanqiu Luo, Duane Remein, Bo Gao, Frank Effenberger

156.25MHz in Xilinx Virtex6 w/ -2 speed grade

University of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium

SCALING THE MAC AND XGMII FOR 2.5/5GBASE-T. Howard Frazier IEEE 802.3bz Task Force

University of New Hampshire InterOperability Laboratory Ethernet Consortia

ARINC 664 / AFDX EDE support. MX-Foundation 4 API MAXIM AIR GUI TECHNOLOGIES. Version 2.1

Time Synchronization Study Group

10GE WAN PHY Delineation Performance

INTERNATIONAL TELECOMMUNICATION UNION

Introduction to Ethernet. Guy Hutchison 8/30/2006

DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced Media Independent Interface (RMII ) Mode

POS on ONS Ethernet Cards

IEEE 802 LANs SECTION C

ETHERNET TESTING SERVICES

Delay Histogram Analysis

ABSTRACT. 2. DISCUSSION The following list describes the proposed modifications to the Q.2111 Annex D baseline by section:

SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS. Transport of IEEE 10G base-r in optical transport networks (OTN)

Canova Tech. IEEE Plenary Meeting, San Diego (CA) cg draft 2.0 PLCA (Clause 148) Overview July 9 th, 2018

The Link Layer II: Ethernet

Part3. Local Area Networks (LAN)

802.3 Ethernet Over SONET Ad Hoc Report. ITU-T SG7 Liaison Communications To IEEE 802

Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC User Guide. UG194 (v1.7) October 17, 2008

University of New Hampshire InterOperability Laboratory Ethernet Consortia

Objectives. Hexadecimal Numbering and Addressing. Ethernet / IEEE LAN Technology. Ethernet

AES standard for digital audio engineering - High-resolution multi-channel audio interconnection (HRMAI) Preview only

Canova Tech The Art of Silicon Sculpting

LogiCORE IP Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v2.3

Protocol Independent PHY Specific Sub-layer (PSS) for PON

IEEE P802.3cg 10Mb/s Single Pair Ethernet: A guide

10/100M Ethernet-FIFO convertor

Layer 2. Bridging and Switching. Karst Koymans. Informatics Institute University of Amsterdam. (version 16.4, 2017/02/15 12:07:08)

C H A P T E R GIGABIT ETHERNET PROTOCOL

Overhead Efficiency Analysis of Multi-Lane Alternatives

LogiCORE IP Tri-Mode Ethernet MAC v5.2

BIT RATE CALCULATION WITH BARIX DEVICES

Wireless# Guide to Wireless Communications. Objectives

1. Data Link Layer (Layer 2)

ISO IEC. INTERNATIONAL ISO/IEC STANDARD Information technology Fibre Distributed Data Interface (FDDI) Part 5: Hybrid Ring Control (HRC)

In multiple-hub networks, demand priority ensures fairness of access for all nodes and guarantees access time for multimedia applications.

Bridging and Switching. Karst Koymans. Monday, February 17, 2014

Ethernet Basics. based on Chapter 4 of CompTIA Network+ Exam Guide, 4 th ed., Mike Meyers

Layer 2. Bridging and Switching. dr. C. P. J. Koymans. Informatics Institute University of Amsterdam. (version 1.1, 2010/02/19 12:37:51)

Chapter 3: Industrial Ethernet

10-Gbps Ethernet Reference Design

Medium Access Control

Version 1.0 (date)... vi Version X.X (date)... vi

SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS. Transport of IEEE 10GBASE-R in optical transport networks (OTN)

Table of Contents. Layer 2. Refinement. Layer 3 view. Refinement. Devices and sublayers. Bridging and Switching

University of New Hampshire InterOperability Laboratory Ethernet in the First Mile Consortium

Table of Contents. Layer 2. Refinement. Layer 3 view. Refinement. Devices and sublayers. Bridging and Switching

M1QSFP28SFP28. 5-speed dual-media test module. Xena Networks The price/performance leaders in Gigabit Ethernet Test & Measurement

End-to-End Adaptive Packet Aggregation for High-Throughput I/O Bus Network Using Ethernet

SWITCHED ETHERNET TESTING FOR AVIONICS APPLICATIONS. Ken Bisson Troy Troshynski

Gigabit Ethernet Serial Link Codes

EPoC PHY and MAC proposal

Guide to Wireless Communications, Third Edition. Objectives

Telematics. 5th Tutorial - LLC vs. MAC, HDLC, Flow Control, E2E-Arguments

IEEE DMLT Study Group Straw-man DRAFT PAR and 5C

Data Rate Adaptation in EPoC

(ICMP), RFC

Lecture 5 The Data Link Layer. Antonio Cianfrani DIET Department Networking Group netlab.uniroma1.it

Mobile Communications Chapter 7: Wireless LANs

ELEC / COMP 177 Fall Some slides from Kurose and Ross, Computer Networking, 5 th Edition

10-Gbps Ethernet Reference Design

POS on ONS Ethernet Cards

Communication and Networks. Problems

Frame Relay. Frame Relay Information 1 of 18

PHY-Less Ethernet Implementation Using Freescale Power Architecture Based Microprocessors

Distributed Queue Dual Bus

DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM

AES standard for digital audio Digital input-output interfacing Transmission of ATM cells over Ethernet physical layer.

WAN-compatible 10 Gigabit Ethernet Tutorial. Opticon Burlingame, CA July 31, 2000

ZigBee and IEEE

P802.1CM Time-Sensitive Networking for Fronthaul

Table of Contents. Layer 2. Refinement (1) Refinement (2) Refinement. Devices and sublayers. Bridging and Switching

The Network Access Layer. In This Lecture. Network Access Layer. Hour 3

100BASE-Cu Dual Mode Proposal

Clause BASE-X Physical Coding Sublayer (PCS) UNIVERSITY of NEW HAMPSHIRE INTEROPERABILITY LABORATORY

LogiCORE IP AXI Ethernet v6.0

International Journal of Engineering Trends and Technology (IJETT) Volume 6 Number 3- Dec 2013

TCP Throughput Testing

Lecture 25: CSE 123: Computer Networks Alex C. Snoeren. HW4 due NOW

Computer Networks Principles LAN - Ethernet

10GBase-R PCS/PMA Controller Core

Data Acquisition in High Speed Ethernet & Fibre Channel Avionics Systems

Resilient Packet Ring 5 Criteria (2. Compatibility)

Additional Slides (Basics) Intermediate Systems

User Manual. 1000Base-T1 Standard Ethernet 1000Base- T1_SPY_mini. Version 0.3 October 2017

GUARANTEED END-TO-END LATENCY THROUGH ETHERNET

A PROPOSED REVISION TO IRIG 218 BASED ON REAL WORLD EXPERIENCE Gary A. Thom GDP Space Systems 300 Welsh Road, Horsham, PA

Transcription:

Timestamp Provisioning in Yuanqiu Luo Frank Effenberger Huawei Technologies USA September 2009

Outline Why Where How Page 2

Broad market of time synchronization Mobile backhaul Carrier class Ethernet Audio video applications Other markets

IEEE time synchronization standards IEEE Std 1588TM 2008 Approved A precision clock synchronization protocol for networked measurement and control systems Accuracy depends on the ability of timestamping messages IEEE P802.1AS Under development Specifies the protocol and procedures used to ensure that the synchronization requirements are met for time sensitive applications across bridged networks Needs notification of sending/receiving of frames

Why timestamp frames in 802.3 Both IEEE 1588 and IEEE 802.1AS need the timestamp facilities does not specify a timestamp interface for the notification of frame sending/receiving Notification of start of frame being sent Notification of start of frame being received Notification of accuracy It is desirable to specify related timestamp facilities in 802.3

Where to timestamp frames Option 1: MAC & above Option 2: RS sublayer Option 3: PHY & below

The timestamp point is expected to Provide distinct pattern for frame recognition Support notification of frame sending and receiving Report accuracy of the aforementioned notification Specify a unified interface to higher layers Enable easy implementation of timestamp Meet requirement of timestamp precision

Option 1: MAC layer and above Latency of frame sending/receiving might not be deterministic The easiest implementation among 3 options Internal delay due to MAC and higher layer processing changes Accuracy downgrade as compared to the other 2 options

Option 2: Reconciliation sublayer Impact of MAC and higher layer processing delay would be eliminated Improved timestamp accuracy Moderate complexity of implementation

Option 3: PHY layer and below Eliminates internal processing delay impact Precise timestamp information High complexity of implementation

Three options Option 1: MAC & above Option 2: RS Option 3: PHY & below Complexity Low Medium High Implementation Low Medium High difficulty Precision Low Medium High

How to timestamp frames Each frame can be identified by its ID/pattern Records the time when a frame passes the selected timestamp point Frame ID/pattern is associated with the recorded time Timestamps it Provides the timestamp interface (including the timestamp and its accuracy) to upper layers

Which field(s) to carry frame ID / pattern Frame Format Preamble SFD Destination Source Type/Length Payload FCS IFG 7 bytes 1 bytes 6 bytes 6 bytes 2 bytes n bytes 4 bytes 12 bytes SFD: Start of Frame Delimiter FCS: Frame Check Sequence IFG: Interframe Gap The 8-byte synchronization pattern (7-byte Preamble and 1-byte SFD) can be utilized to carry frame ID Frame ID is unique within a synchronization interval of IEEE 1588 and IEEE 802.1AS Frame ID size Frame ID content It is desired to keep a frame delimiter like SFD Error control and detection are also desired

Frame ID Typical time synchronization intervals in IEEE 1588 and IEEE 802.1 are in the order of millisecond Frame ID can be designed to roll over in seconds with increment of 1 (it is actually a frame sequence number) The shortest Ethernet frame contains 84 bytes (7-byte preamble,1-byte SFD, 14- byte header, 46-byte payload, 4-byte FCS, 12-byte IFG) At 100Gb/s, a 4-byte frame ID field rolls over every ~28 seconds CRC-8 Detects 2 errors Corrects a single error SSD (Start of Sequence number Delimiter) Different pattern from SFD Different from the start of LLID delimiter (SLD) subfield in Clause 65 (which is 0xd5)

Frame format Frame Format with Frame Sequence Number Preamble SSD Seq# CRC Destination Source Type/Length Payload FCS IFG 2 bytes 1 bytes 4 bytes 1 byte 6 bytes 6 bytes 2 bytes n bytes 4 bytes 12 bytes SFD: Start of Sequence number Delimiter FCS: Frame Check Sequence IFG: Interframe Gap

Conclusion It is critical to provide timestamp interface in RS sublayer can fulfill timestamp facilities Moderate complexity, implementation difficulty, and precision A mechanism of carrying frame ID is required Uniquely identifies each frame in a synchronization interval The reference point is RS sublayer

Thank You Thank you