PCB Layout for the Ethernet PHY Interface

Similar documents
10/100 Application Note General PCB Design and Layout Guidelines AN111

ASIX USB-to-LAN Applications Layout Guide

IP1001 LF DESIGN & LAYOUT GUIDELINES

XPort Direct+ NC Addendum

PCB Layout and Power Supply Design Recommendations for HDMI RX Products

This application note is written for a reader that is familiar with Ethernet hardware design.

POL BMR465 Evaluation Board

REV CHANGE DESCRIPTION NAME DATE. A Release B Increased +1.2V Capacitor Value & VDD12A Cap Requirement

REV CHANGE DESCRIPTION NAME DATE. A Release

High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam

DM9051NP Layout Guide

W5100 Layout Guide version 1.0

REV CHANGE DESCRIPTION NAME DATE. A Release

REV CHANGE DESCRIPTION NAME DATE. A Release

REV CHANGE DESCRIPTION NAME DATE. A Release

REV CHANGE DESCRIPTION NAME DATE. A Release

AN_8430_002 April 2011

REV CHANGE DESCRIPTION NAME DATE. A Release

AOZ8804A. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications

REV CHANGE DESCRIPTION NAME DATE. A Release B Increased +1.2V Capacitor Value & VDD12A Cap Requirement

AOZ8102. Ultra-Low Capacitance TVS Diode Array. Features. General Description. Applications. Typical Application

NB4N855SMEVB. Evaluation Board User's Manual for NB4N855S EVAL BOARD USER S MANUAL.

Proposal for SAS 2.x Specification to Enable Support for Active Cables

EVB-USB2514Q36-BAS, USB2513 and USB Pin QFN Evaluation Board, Revision C User Manual

REV CHANGE DESCRIPTION NAME DATE. A Release

PCB Layout and Design Guide for CH7102A HDMI to BT656 Converter with IIC Slave

User s Guide. Mixed Signal DSP Solutions SLLU011

XPort Direct+ Integration Guide/Data Sheet

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

HDMI To HDTV Converter

REV CHANGE DESCRIPTION NAME DATE. A Release

Proposal for SAS 2.x Specification to Enable Support for Active Cables

MAX3804 Evaluation Kit. Evaluates: MAX3804. Features DC-Coupled EV Kit SMA Connectors for All High-Speed Inputs and Outputs Fully Assembled and Tested

1 x 1.7 W CS35L01 Amplifier Reference Design Kit

POL BMR466 Evaluation Board

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

Rev. A. ANC Series RS-485/RS-422 Synchronous Clock Display. Antona Corporation (818) URL:

EZ GUI Expansion Board Design Guide

Proposal for SAS 2.1 Specification to Enable Support for Active Cables

AN PCB Layout Guide for USB2502. Introduction. Two Layer PCB

+Denotes lead(pb)-free and RoHS compliant. FOUTL-, FOUTL+, FOU TR-, FO U TR+, V D D, P G N D

2.7 W x 4 CS35L00 Amplifier Demonstration Board

Radiocrafts Embedded Wireless Solutions

PCB Layout and Design Considerations for the CH7308 SDVO LVDS Transmitter

VLSI AppNote: VSx053 Simple DSP Board

MiniCore RCM5700/RCM6700 C-Programmable Ethernet Core Module. User s Manual _B

AN USB332x Transceiver Layout Guidelines

Board Design Guidelines for PCI Express Architecture

MAX14535E Evaluation Kit. Evaluates: MAX14535E

MAX3983 SMA Connector Evaluation Kit

Lab 9 PCB Design & Layout

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

AOZ8806. Ultra-Low Capacitance TVS Diode. General Description. Features. Applications. Typical Applications

IDT PEB383 QFP Board Design Guidelines

Design Guidelines for 100 Gbps - CFP2 Interface

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

ECS ecompass Series. ECS ecompass Series. Strap down Electronic Compass. General Description. Features. Making Sense out of Motion

AOZ Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications

Best practices for EMI filtering and IC bypass/decoupling applications

TN260. Updating Your Application from the RCM3365 to the RCM3900. Introduction

MAX4899AE Evaluation Kit. Evaluates: MAX4899AE/MAX4899E

PCB Layout and design Considerations for CH7007 and CH7008

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

MICRO-TRAK 300 MANUAL VER 1.4

TEMPERATURE SENSOR/FAN CONTROL BOARD USER'S MANUAL

Design Modular Planning

S12VR Hardware Design. Guidelines. 1 Introduction. 2 Hardware Design. Guidelines. 2.1 Voltage regulator. Freescale Semiconductor

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

RS485 3 click. How does it work? PID: MIKROE-2821

Direct 9 Series ARINC 801 Compliant Dual Optical Receiver, 1x/2x/4xFC Applications, Multimode, 850nM

CompuScope 3200 product introduction

Multi-Drop LVDS with Virtex-E FPGAs

Application Note: AN-146. Guidelines for Effective LITELINK Designs. AN-146-R03 1

EVB-USB2514Q36-BAS, USB2513 and USB Pin QFN Evaluation Board User Manual

AOZ8808. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications

82541ER/PI Schematic Checklist (Version 2.0)

REV CHANGE DESCRIPTION NAME DATE. A Release

HFRD-26.0 Rev. 8; 11/08

AOZ8844. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications

EV-AUTO-LDOS. L5150GJ-L5300AH7-L4995AK Evaluation Board. Applications. Features. Description

Skill Development Centre by AN ISO CERTIFIED COMPANY

G IP3=38. P1dB= Single. Units

Stand-Alone-Relay S-A-Relay

Optical Evaluation Kit for the ADN2530 Differential VCSEL Driver EVAL-ADN2530

250 Mbps Transceiver in LC FB2M5LVR

AOZ8900. Ultra-Low Capacitance TVS Diode Array PRELIMINARY. Features. General Description. Applications. Typical Application

Tsi381 Board Design Guidelines

Evaluate: MAX14589E/MAX14594E/ MAX MAX14589E/MAX14594E/ MAX14689 Evaluation Kits. Features and Benefits. General Description.

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

JU1 JU6, JU15 JU20. Maxim Integrated Products 1

POWERLINE SIGNAL COUPLERS xx for Intellon INT6300/INT6400 Designs

xpico Wi-Fi Embedded Device Server Evaluation Kit User Guide

GLAST. Prototype Tracker Tower Construction Status

USB to UART adapter System Reference Manual

82577 Schematic Checklist (Version 2.1)

MAXREFDES108#: NON-ISOLATED 12V/1A POE POWERED DEVICE POWER SUPPLY

Cisco ONS CL Shelf Assembly Hardware

AN LAN9500/LAN9500i Layout Guidelines. Chapter 1 Introduction. 1.1 References

1 GHz wideband low-noise amplifier with bypass. The LNA is housed in a 6-pin SOT363 plastic SMD package.

Transcription:

TN PCB Layout for the thernet PHY Interface Introduction This technical note provides reference design information to allow you to design your own PCB with an thernet connection. Figure shows a typical wiring diagram for the differential pair of an thernet PHY device such as the Integrated Circuit Systems ICS89BK, which integrates the differential serial output to an RJ-45 jack and the magnetic module. This technical note provides general PCB layout recommendations and includes a specific interface for the RCM5700 MiniCore module. Tx+ SYSTM GROUND CHASSIS GROUND To thernet PHY Device Tx Rx+ Rx Figure. Typical Wiring Diagram for Differential Pair The values of the components used will vary depending on the thernet PHY device you choose. Please refer to the data sheet and other information supplied by the manufacturer of your thernet PHY device for additional information on specific or recommended values. 0-07 Rev. D

PCB Layout Recommendations Keep the traces between the magnetic module and the RJ-45 jack as short as possible their length should be less than 5 mm ( inch), and their impedance should be kept below 50. No vias or layer changes are allowed. A module that integrates the RJ-45 jack with the magnetic module is preferred. The Tx+/Tx- and Rx+/Rx- traces should always be as short as possible (less than 5 mm or "). If longer traces are absolutely required, the maximum length is limited to 75 mm ("). The individual trace impedance of Tx+/Tx- and Rx+/Rx- must be kept below 50, and the differential characteristic impedance of the pair must be 00. Route each Tx+/Tx- and Rx+/Rx- pair together, keeping their separation under 0.5 mm (0.0"), using 0.5 mm (0.0") traces. Keep the Tx+/Tx- and Rx+/Rx- trace lengths as equal as possible. The separation between the Tx+/Tx- and the Rx+/Rx- differential pairs must be at least 0.5 mm (0.0"). It is best to separate them with a ground plane. Avoid any off-board wire assemblies. If wire assemblies are needed, use a twisted pair to connect Tx+/Tx- and Rx+/Rx-, and keep their length as short as possible., no more than 75 mm ("). Never use right-angle traces use 45 angles or curves in traces. Trace widths should not vary. Use precision components ( percent or better) in the line-termination circuitry. nsure that the power supply is well regulated (. V DC ±5%). Impedance and PCB Stacking The trace impedance is affected by many factors such as the width of the trace, the thickness of the copper, the PCB material, the PCB stacking specification, and the spacing between the differential pairs. Several Web sites such as the examples listed below contain additional reference information. Differential Impedance Calculator (www.icd.com.au/diff_calc/diff_index.htm) registration required. Saturn PCB Design, Inc. (www.saturnpcb.com) For more precise design specifications, please contact your PCB foundry and request information on their impedance control processes. You will need to know the dielectric constant and the copper thickness to calculate trace impedance. Dielectric Constant The dielectric constant is different for different PCB materials, and may be different for the same type of the material, for example, FR-4. Contact your PCB foundry to obtain the exact dielectric constant for the material you choose. 0-07 Rev.D

Copper Thickness The copper in a PCB is rated in ounces, and represents the thickness of ounce of copper rolled out to an area of square foot. Table shows a listing of the PCB copper thickness relative to its rating. Table. PCB Copper Ratings Weight Thickness 0.5 oz. 0.0007" 8 µm oz. 0.004" µm oz. 0.008" 7 µm Reproduced from Daycounter ngineering Services Web site. For example, a PCB rated at oz. copper has a copper thickness of 4 µm (0.004"). Activity and Link LDs The PHY on the RCM5700 samples its LD pins as inputs on reset to set the internal PHY address before reassigning them as outputs. To ensure proper operation, the LINK signal needs to have a 0kΩ pulldown attached, and the ACT signal needs to have a 0kΩ pullup. On the RCM570 and 570 with on-board RJ-45 jack, these resistors are present on the board. If you are designing with a RCM5700 or RCM5750 with the thernet signals coming off the board, however, you will need to add these resistors to your design. Another possible configuration with the resistors in series with the LDs is shown in Figure. 0-07 Rev.D

RCM5700 thernet Interface Recommendations The RCM5700 MiniCore already has an thernet PHY device, the Integrated Circuit Systems ICS89BK. Figure shows a sample schematic diagram to help you to design your own thernet interface. Tx+ Yuan Dean Scientific F-JGYDPHNL Rabbit 498-009 0/00Base-T thernet Jack Tx Rx+ 4 Rx 5 8 Ferrite Bead GND 4 GRN YL nf 9 0 kw kw LNK +. V ACT Figure. Schematic of RCM5700 MiniCore thernet Interface While there is provision to place these components on the RCM5700 module, any customer modifications to the module will void the standard manufacturer s warranty. Instead, customers are encouraged to use the design information included in this technical note to add the thernet interface to the motherboard on which the RCM5700 or other RabbitCore module will be mounted. Placing the RJ-45 thernet jack on the motherboard also provides significant design advantages because the RCM5700 or other module may then be placed anywhere on the motherboard. If the RJ-45 thernet jack is on the RCM5700, the edge of the RCM5700 or other module with the thernet jack must be positioned along the edge of the motherboard to allow access to the jack.since the entire assembly will likely be inside a customer-designed enclosure. 0-07 Rev.D 4

Additional Reference Information Consult the Rabbit 5000 Microprocessor User s Manual or the User s Manual for your RabbitCore module for additional reference information. Your PCB foundry should be able to supply you with additional reference information relative to your design and their fab services. Rabbit A Digi International Brand www.rabbit.com 0-07 Rev. D 5