DATA COMMUNICATIONS APPLICATION NOTE DAN137

Similar documents
DATA COMMUNICATIONS APPLICATION NOTE DAN132

DATA COMMUNICATIONS APPLICATION NOTE DAN133

DATA COMMUNICATIONS APPLICATION NOTE DAN170

XR16M V TO 3.63V HIGH PERFORMANCE UART WITH 16-BYTE FIFO

XR16L2551 LOW VOLTAGE DUART WITH POWERSAVE

XR16L V TO 5.5V DUART WITH 64-BYTE FIFO AND POWERSAVE

XR16L784 HIGH PERFORMANCE 2.97V TO 5.5V QUAD UART

XR16M V TO 3.63V UART WITH 32-BYTE FIFO AND VLIO INTERFACE

XR21B1411 USER S MANUAL

XR21V1410 EVALUATION BOARD USER S MANUAL 1.0 INTRODUCTION

1.8 V single UART, 5 Mbit/s (max.) with 128-byte FIFOs, infrared (IrDA), and XScale VLIO bus interface

XR16M V TO 3.63V HIGH PERFORMANCE OCTAL UART WITH 16-BYTE FIFO

For more information about EEPROM, please refer to our DAN 112 that could be found at our website

CLK+ CLK- Expansion Interface TX+ TX-

xr ST16C1550/51 GENERAL DESCRIPTION 2.97V TO 5.5V UART WITH 16-BYTE FIFO

ST78C34 GENERAL PURPOSE PARALLEL PRINTER PORT WITH 83 BYTE FIFO DESCRIPTION. PLCC Package FEATURES ORDERING INFORMATION

XRA BIT I2C/SMBUS GPIO EXPANDER WITH INTEGRATED LEVEL SHIFTERS

TABLE 1: PACKAGE LIST. XRA1402IL16-F 16-pin QFN U7. XRA1402IG16-F 16-pin TSSOP U6. XRA1404IL16-F 16-pin QFN U7. XRA1404IG16-F 16-pin TSSOP U6

XRA1201/1201P 16-BIT I2C/SMBUS GPIO EXPANDER

January 2014 Rev FEATURES

XRA1202/1202P 8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET

SC68C652B. 1. General description. 2. Features

XR16M554/554D 1.62V TO 3.63V QUAD UART WITH 16-BYTE FIFO

OX16C950 rev B High Performance UART with 128 byte FIFOs

3.3V VIO_REF VCC XR21B1411 USBD- LOWPOWER J GND J10

GENERAL DESCRIPTION FEATURES

XR-2206/2211/2212. Evaluation System User Manual

PI7C9X798. Description. Features. Application. A product Line of. Diodes Incorporated. High Performance 1.62V To 3.6V Octal Uart with 64-Byte FIFO

USB Port MTT Hub

XR20M1172 GENERAL DESCRIPTION TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO FEATURES

+5V Powered Multi-Channel RS-232 Drivers/Receivers

SP233A,SP310A and SP312A

October 2012 Rev FEATURES

GENERAL DESCRIPTION APPLICATIONS FEATURES TYPICAL APPLICATION DIAGRAM

ST16C552 ST16C552A DUAL UART WITH 16-BYTE FIFO AND PARALLEL PRINTER PORT

TPMC Channel Serial Interface RS232/RS422. Version 1.0. User Manual. Issue August 2014

January 2014 Rev FEATURES

TCP Channel Serial Interface RS232/RS422. Version 1.0. User Manual. Issue August 2014

USB Port Hub. Description. Typical Application. USB Host. Upstream Phy XR Hub Controller MTT. Port Routing.

TPMC Channel Isolated Serial Interface RS232. Version 1.0. User Manual. Issue August 2017

XR76117/21. PowerBlox 15A and 20A Synchronous Step Down COT Regulator GENERAL DESCRIPTION EVALUATION BOARD MANUAL FEATURES

SC68C2550B. 1. General description. 2. Features. 5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs and 68 mode µp interface

AN Sleep programming for NXP bridge ICs. Document information

TCP Channel Serial Interface RS232 / RS422 cpci Module. User Manual. The Embedded I/O Company. Version 1.0. Issue 1.

Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

XRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter

INTRODUCTION: DOWNLOADING & INSTALLATION:

TPMC Channel Serial Interface RS232/RS422. Version 1.0. User Manual. Issue August 2014

A product Line of. Diodes Incorporated. SPI interface. ÎÎPI7C9X1170 supports 33 Mbit/s maximum SPI clock speed ÎÎSupport SPI mode 0 (slave mode only)

PI7C8952 PCI Dual UART Datasheet Revision 2 September 2017

XRD87L85 Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter

Series PMC520 Octal EIA/TIA-232E Communication Module

PI7C8954 PCI Quad UART Datasheet Revision 2 September 2017

Description. Application

December 2009 Rev FEATURES. C2 0.47uF. C1 0.47uF C2P C1P C2N 17. COUT 10uF VOUT U1 U1 XRP6840 CAP 14. C3 CAPxx GND 13 NC 12 PGND FLASH LED3

Configurable UART with FIFO ver 2.20

TPMC Channel Isolated Serial Interface RS422/RS485. Version 1.0. User Manual. Issue July 2009

A product Line of. Diodes Incorporated. SPI interface. ÎÎSupport 33 Mbit/s maximum SPI clock speed ÎÎSupport SPI mode 0 (slave mode only) Description

interface brochure UARTs transceivers

Preliminary. PACKAGE - 28-pin MLP (5mm X 5mm) Example Circuit Diagram CP V. 48MHz Oscillator. USB Function Controller 512B EEPROM

High Current Power Switch

INTEGRATED CIRCUITS ABSTRACT

VBattery 7 VCC V DD IRLED IS31SE5001 SDA SCL INTB SDB. Figure 1 Typical Application Circuit

PI7C9X754. High Performance 1.62V To 3.6V Quad Uart with 64-Byte FIFO. Description. Features. Application

Digital UART Product Specification

User Manual VScom PCI Cards VScom Industrial Card

ST78C36/36A ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO

UART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n

Summer 2003 Lecture 21 07/15/03

RN-174. WiSnap M2 Super Module. Features. Description. Applications. ~ page 1 ~ rn-174-ds v1.1 6/1/2011

High Performance RS-232 Line Drivers/Receivers

RN-174 WiFly Super Module

4I32 SERIAL PORT MANUAL

This application note is written for a reader that is familiar with Ethernet hardware design.

RN-174. WiFly GSX Super Module. Features. Description. Applications. rn-174-ds v1.1 4/20/2011

AN-143. Introduction. KSZ8051 Family. Migrating to KSZ8051 Family PHY Transceivers

RESET CLK RDn WRn CS0 CS1 CS2n DIN[7:0] CTSn DSRn DCDn RXDATA Rin A[2:0] DO[7:0] TxDATA DDIS RTSn DTRn OUT1n OUT2n BAUDOUTn TXRDYn RXRDYn INTRPT

For technical support and service, please visit our support website at:

USB Port MTT Hub

Arduino Uno R3 INTRODUCTION

Evaluation Board for CS8130

TL16PNP550A ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH PLUG-AND-PLAY (PnP) AND AUTOFLOW CONTROL

RN-174. WiFly GSX Super Module. Features. Description. Applications. rn-174-ds v1.1 1/24/2011

XR17V258 66MHZ PCI BUS OCTAL UART WITH POWER MANAGEMENT SUPPORT

Figure 1 Typical Application Circuit

AN0059.1: UART Flow Control

A product Line of. Diodes Incorporated. SPI interface. ÎÎPI7C9X762 supports 33 Mbit/s maximum SPI clock speed ÎÎSupport SPI mode 0 (slave mode only)

nrf240x ShockBurst technology

XR32220 Evaluation Board User s Manual


Configurable UART ver 2.10

TL16PIR552 DUAL UART WITH DUAL IrDA AND 1284 PARALLEL PORT

áç XRT71D03 GENERAL DESCRIPTION 3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR

High-Performance 8-Bit Microcontrollers. Up to 8 10-Bit ADC Channels. Two 16-Bit Timers/PWM. Internal Precision Oscillator

SP5301. Universal Serial Bus Transceiver

=0 Read/Write IER Interrupt Enable Register =1 Read/Write - Divisor Latch High Byte + 2

D16750 IP Core. Configurable UART with FIFO v. 2.25

This Application Note demonstrates an SPI-LIN slave bridge using a PSoC device. Demonstration projects are included.

StrongARM ** SA-1100 Microprocessor

UNIT - II PERIPHERAL INTERFACING WITH 8085

Transcription:

November 2003 EXAR XR16L580 COMPARED WITH TI S TL16C550C (48-TQFP) Author: BL & PY 1.0 INTRODUCTION This application note describes the major differences between Exar s XR16L580 and TI s TL16C550C (PT and PFB packages). This application note is applicable to the 48-TQFP package only. These devices are very similar, with a few minor hardware, bus timing and firmware-related differences. In most applications, the XR16L580IM will fit and operate in a TL16C550CPT or TL16C550CPFB socket. 1.1 HARDWARE DIFFERENCES (48-TQFP) The XR16L580 and TL16C550C are both available in the 48-pin TQFP package. Additionally, the XR16L580 is available in the 32-pin QFN package and the TL16C550C is available in the 44-pin PLCC and 40-pin PDIP packages. In the 48-pin TQFP package, the XR16L580 and TL16C550C are pin-to-pin compatible, but some legacy signals are not available ( No Connects ) in the XR16L580 (see Table 1). These legacy signals are typically not used in most applications, hence they are likely not needed. The XR16L580 has two new pins, 16/68# pin to select Intel or Motorola bus and PwrSave pin to reduce I sleep (sleep current) to less than 30 ua in Sleep mode. The Power-Save feature is perfect for battery operated designs. These two pins are No Connects in the TL16C550C. Since the 16/68# pin has an internal pull-up resistor and the PwrSave pin has an internal pull-down resistor in the XR16L580IM, these pins can be left open when installing the XR16L580 into the TL16C550C socket. The pads on the PCB for these two pins should have no connection. The 32-pin QFN package of the XR16L580 is a new package and should be considered for new designs. It is the industry s smallest package full-featured UART well suited for limited board space designs. The oscillator circuitry is similar, but there are some differences when using a crystal oscillator and when using an external clock. See Figure 1 below for the differences in the oscillator circuitry for a crystal oscillator. For most cases, the XR16L580 will work with the oscillator circuitry for the TL16C550C. When using an external clock input for frequencies greater than 24, the XR16L580 will require a 2K pull-up resistor on the XTAL2 pin. For applications using crystal clock frequencies in the range 1.8432-14.7456, there is virtually no difference in the set up. 1.2 BUS TIMING DIFFERENCES 1.2.1 Chip Select (-CS) and Read (-IOR) / Write (-IOW) Timing The TL16C550C requires that the -CS pin be asserted first before the -IOR or -IOW pin and the -IOR or -IOW pin must be de-asserted before the -CS pin is de-asserted. During a read, the Exar UARTs can have either the -CS or the -IOR signal asserted first and have either signal be de-asserted first. The signals are wire-ored in the Exar UARTs, therefore the second signal asserted will initiate the read cycle and the first signal deasserted terminates the read cycle. The same is true during a write for -CS and -IOW. The flexibility of the Exar UARTs timing can be important in DSP, ARM, and MIPS designs. Also, because of this flexibility, the Exar UARTs will work with the timing used for the TL16C550C. EXAR Corporation 48720 Kato Road, Fremont CA, 94538 (510) 668-7000 FAX (510) 668-7017 www.exar.com uarttechsupport@exar.com

TABLE 1: LEGACY SIGNALS IN THE TL16C550C, 48-TQFP PACKAGE PIN NAMES 48-TQFP PIN# DESCRIPTION RCLK 5 The RCLK needs to be connected to the BAUDOUT external to the uart on the -BAUDOUT 12 TL16C550C. This is done internally in the XR16L580. CS0 9 These are redundant Chip Select signals on the TL16C550C and have been removed CS1 10 in the XR16L580. IOR 20 These are redundant control signals on the TL16C550C and have been removed in the IOW 17 XR16L580. -TXRDY 23 These are status indicator outputs on the TL16C550C that are rarely used in most applications -RXRDY 29 and have been removed in the XR16L580. -AS 24 The Address Strobe signal is used to latch the address inside the uart on the TL16C550C. The XR16L580 automatically latches the address internally and hence this signal has been removed. -DDIS 22 Data Disable output. Rarely used in today s applications. -OP1 34 General Purpose outputs. Rarely used in today s applications. -OP2 31 FIGURE 1. CRYSTAL OSCILLATOR CIRCUITRY DIFFERENCES TL16C550CPT/PFB XR16L580IM XTAL1 C1 10-30 pf XTAL2 R2 1 ΜΩ Y1 C2 40-60 pf R1 1.5 KΩ 1.8432 to 16 XTAL1 C1 22-47 pf XTAL2 R2 500 ΚΩ 1 ΜΩ Y1 C2 22-47 pf R1 0-120 Ω (Optional) 1.8432 to 24 2

1.3 FIRMWARE DIFFERENCES BETWEEN THE XR16L580 AND TL16C550C The internal registers in the XR16L580 and TL16C550C are similar with some exceptions: TABLE 2: XR16L580 AND TL16C550C REGISTER SET DIFFERENCES A2:A0 R/W XR16L580 TL16C550C LCR Bit-7 = 0 001 R/W Interrupt Enable Register (IER) Bit-7 = Auto CTS# Interrupt Enable Bit-6 = Auto RTS# Interrupt Enable Bit-5 = Xoff Interrupt Enable Bit-4 = Sleep Mode Enable 010 W FIFO Control Register (FCR) Bit-5 = TX FIFO Trigger Level Select Bit-1 Bit-4 = TX FIFO Trigger Level Select Bit-0 010 R Interrupt Status Register (ISR) Bit-5 = RTS/CTS Interrupt Bit-4 = Xoff or Special Character Interrupt 100 R/W Modem Control Register (MCR) Bit-7 = BRG Prescaler Select Bit-6 = IR Mode Enable Bit-5 = Xon any (while in Xoff state, start transmission upon receiving any character) Bit-2 = control OP1 output (in internal loopback)/ Invert Infrared RX signal polarity (if EFR bit-4 = 1) LCR = 0xBF 010 R/W Enhanced Feature Register (EFR) Auto RTS/CTS Enable, Enhanced Functions Enable, Software Select R = Read-Only, W = Write-Only, R/W = Read/Write Interrupt Enable Register (IER) Bit-7 = Not Used Bit-6 = Not Used FIFO Control Register (FCR) Interrupt Status Register (ISR) Modem Control Register (MCR) Bit-7 = Not Used Bit-6 = Not Used Bit-5 = Auto RTS/CTS Enable Bit-2 = control OP1 output 100 R/W XON1 N/A 101 R/W XON2 N/A 110 R/W XOFF1 N/A 111 R/W XOFF2 N/A N/A 3

2.0 SUMMARY OF DIFFERENCES BETWEEN THE XR16L580 AND TL16C550C The differences between the XR16L580 and TL16C550C are summarized in the table below. TABLE 3: DIFFERENCES BETWEEN EXAR S XR16L580 AND TI S TL16C550C COMPARISON XR16L580 TL16C550C Data Bus Standard Intel or Motorola Intel Power Supply Operation 2.5, 3.3 and 5 V 3.3 and 5 V 5V Tolerant Inputs Yes No Max Frequency on XTAL1 24 @ 2.5V 33 @ 3.3V 50 @ 5V 14 @ 3.3V 16 @ 5V BRG Prescaler 1 or 4 1 Package 32-QFN, 48-TQFP 44-PLCC, 48-TQFP, 40-PDIP Extra Pins Available in XR16L580 16/68#, PwrSave N/A Extra Pins Available in TL16C550C and ST1C550 N/A (RCLK is internally connected to Baudout) RCLK, CS0, CS1, Baudout, WR2, RD2, DDIS, -TXRDY, -ADS, -RXRDY, -OUT1, -OUT2 Operating Temperature Ranges Industrial Commercial and Industrial 48-pin package thickness 1.2 mm (TQFP) 1.6 mm (LQFP) TX/RX FIFO Size 16 16 TX/RX Trigger Tables 1 Trigger Table 1 Trigger Table TX FIFO Interrupt Trigger Levels 4 Selectable 1 RX FIFO Interrupt Trigger Levels 4 Selectable 4 Selectable Wake-up Interrupt Yes No Hardware Auto RTS/CTS Auto RTS/CTS Software Auto Xon/Xoff No Infrared Mode IrDA encoder/decoder (ver 1.0) No Invert Infrared RX signal control Yes No Sleep Mode Sleep Mode with No Auto Wake-up Low Power Mode Yes (Power-Save) No Diagnostic Modes Local Loopback Local Loopback 3.0 REPLACING THE TL16C550CPT/PFB WITH THE XR16L580IM IN THE 48-TQFP PACKAGE You can install the XR16L580IM into the TL16C550C socket with no hardware changes when using the 48- TQFP package under these conditions: crystal oscillator frequency of 1.8432-14.7456, the legacy signals in Table 1 are unused and the pads for the 16/68# and PwrSave pins have no connections. When replacing the TL16C550CPT/PFB with the XR16L580IM and if Auto RTS/CTS flow control feature is used (MCR bit-5), the software will need to be modified since Auto RTS/CTS Hardware is enabled differently in the XR16L580. Also, one can take advantage of the enhanced features in the XR16L580 that are not available in the TL16C550C, like Sleep Mode with Power-Save, Automatic Xon/Xoff Software Flow Control, and Infrared Mode. 4

NOTICE EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user s specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances. Copyright November 2003 EXAR Corporation Send your UART technical inquiry with technical details to hotline: uarttechsupport@exar.com Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited. 5